




Distribution Unlimited



DUC FILE COPY.

Center for Information Systems Research

Massachusetts Institute of Technology Alfred P. Sloan School of Management 50 Memorial Drive Cambridge, Massachusetts, 02139 617 253-1000


Basic Ordering Agreement No. N00039-78-G-0160
Task No. 003
Internal Report No. M010-7909-04

Technical Report No. 4

Simulation Studies of the DSH-11 Data Storage Hierarchy System

Chat-Yu Lam Stuart E. Madnick

September 1979



Principal Investigator:

Professor Stuart E. Madnick

Prepared for:

Naval Electronics Systems Command

Washington, D.C.

DISTRIBUTION STATEMENT A


Approved for public releases
Distribution Unlimited

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)	
REPORT DOCUMENTATION PAGE	READ INSTRUCTIONS BEFORE COMPLETING FORM
Technical Report, 10. 4	3. RECIPIENT'S CATALOG NUMBER
4. TITLE (and Subtitle)	5. TYPE OF REPORT & PERIOD COVERED
Simulation Studies of the DSH-11	•
Data Storage Hierarchy System	6. PERFORMING ORG. REPORT NUMBER M010-7909-04
7. AUTHOR(s)	8. CONTRACT OR GRANT NUMBER(*)
Chat-Yu/Lam Stuart E./Madnick	NØ9039-78-G-0160 1001
9. PERFORMING ORGANIZATION NAME AND ADDRESS Center for Information Systems Research	10. PROGRAM ELEMENT, PROJECT, TASK
M.I.T. Sloan School of Management, Cambridge, MA	(12/139p.)
11. CONTROLLING OFFICE NAME AND ADDRESS	REPORT DATE
	September 1979
14. MONITORING AGENCY NAME & ADDRESS(If different from Controlling Office)	128
MONITORING AGENCY NAME & ADDRESS(I different from Controlling Office)	
	UNCLASSIFIED
	15. DECLASSIFICATION/DOWNGRADING SCHEDULE
16. DISTRIBUTION STATEMENT (of this Report)	
Approved for public release; distribution unli	imited
17. DISTRIBUTION STATEMENT (a) the abetract entered in Black 20, It different to	
18. SUPPLEMENTARY NOTES	
19. KEY WORDS (Continue on reverse side if necessary and identify by black number)	1993 to 1797 F
database management, database computer, multiple	
hierarchical system, c ³ system, storage hierarch performance evaluation	ny, simulation,
20. ABSTRACT (Continue on reverse elde if necessary and identify by block number)	
	2 / 108
409 39	700

Ling to proper time have you will

20. ABSTRACT

This report discusses the results of a series of simulation studies of the DSH-11 Data Storage Hierarchy System. DSH-11 is a storage subsystem specially designed for the Intelligent Memory System (IMS). IMS is a backend computer specially designed for performing efficient and reliable database management. Descriptions of the IMS and the DSH-11 are presented in several companion reports. This report focuses on the performance evaluation of DSH-11.



Preface

The Center for Information Systems Research (CISR) is a research center of the M.I.T. Sloan School of Management. It consists of a group of management information systems specialists including: faculty members, full-time research staff, and student research assistants. The Center's general research thrust is to devise better means for designing, implementing, and maintaining application software, information systems, and decision support systems.

Within the context of the research effort sponsored by the Naval Electronics Systems Command under contract N00039-78-G-0160, CISR has proposed to conduct basic research on the Intelligent Memory System (IMS). The IMS is a high performance, high availability information management system for supporting future Command, Communication and Control Systems.

Current advances in LSI and Multi-Chip Integration technology offer the potential for development of modular multi-processor building blocks for information management, as well as for intelligent memory controllers. Advances in information management technologies have made it possible to hierarchically organize the information management functions so as to facilitate pipeline and parallel processing. The IMS attempts to integrate the above hardware and software advances. In the IMS, all the information management functions are decomposed into a functional

hierarchy. Each level of the functional hierarchy is implemented using modular multi-processor building blocks. An automatic storage hierarchy is used by the IMS for storage and retrieval of very large databases. Each level of the storage hierarchy is implemented using modular multi-processor controllers and their associated storage devices.

The proposed research described in Contract N00039-78-G-0160 focuses on the concept development, architectural design and evaluation of the IMS storage hierarchy. Specific research tasks to be accomplished are: (1) design of a general structure of the IMS storage hierarchy, (2) design of a revised structure of the IMS storage hierarchy, (3) develop algorithms for the IMS storage hierarchy, (4) performance evaluation of the IMS storage hierarchy.

Technical Report No. 1 introduces the concepts of IMS and its research directions. Technical Report No. 2 discusses the concepts of data storage hierarchies from a practical point of view. A design of DSH-1, the data storage hierarchy of the IMS database computer, is described. Technical Report No. 3 describes a simple structure of the IMS data storage hierarchy derived from DSH-1. Algorithms for supporting the read and write operations are developed. This report discusses the results of a series of simulation studies of the DSH-11 Data Storage Hierarchy System.

ABSTRACT

This report discusses the results of a series of simulation studies of the DSH-ll Data Storage Hierarchy System.

DSH-ll is a storage subsystem specially designed for the Intelligent Memory System (IMS). IMS is a backend computer specially designed for performing efficient and reliable database management. Descriptions of the IMS and the DSH-ll are presented in several companion reports. This report focuses on the performance evaluation of DSH-ll.

A key objective of these simulation studies is to assess the feasibility of supporting very large transaction rates (millions of reads and writes per second) with good response time (less than a millisecond) using the DSH-ll storage hierarchy and the <u>read-through</u> and <u>store-behind</u> algorithms.

An initial GPSS/360 simulation model was developed for a DSH-11 configuration with one processor and three storage levels. The results obtained from this model proved interesting. It was found that, at very high <u>locality levels</u>, when most of the references are satisfied by the highest performance storage level, the <u>store-behind</u> algorithm interacts with the DSH-11 buffer management algorithms to create

a system deadlock. This was not anticipated in the design of DSH-ll, and led to a redesign of the DSH-ll buffer management scheme.

Another GPSS/360 simulation model was developed for a DSH-11 configuration with five processors and four storage levels. This model makes use of deadlock-free buffer management algorithms. Results from this model revealed further interesting properties of the store-behind algorithm and of the DSH-11 design. It was found that at high locality levels, the store-behind requests form a pipeline. Thus the rate of write operations that can be serviced is limited by the slowest stage in the pipeline, i.e., the slowest storage device. It was also found that a bottleneck may be developed at the lowest level when the block size of that level is too large.

A better balanced system was obtained by increasing the degree of parallelism in the lower storage levels and by decreasing the block sizes used by these storage levels. This system was then used as a basis to compare the performance of the DSH-ll architecture under different technology assumptions. It was found that using 1979 technologies, a throughput of .7 million operations per second with mean response time of 60 microseconds was obtainable for a mix of storage references consisting of 70 percent read requests

and 30 percent write requests. Using 1985 technologies, the same storage reference mix produced a throughput of 4 million operations per second with a mean response time of 10 microseconds.

TABLE OF CONTENTS

ÁBSTRA	ACT .	• •		•	•				•	•	•			•	•	•	•	•	•			i
Section	on																				рa	ge
I.	INTRO	DUCTI	ON															•				1
II.	THE D	SH-11	ST	RUC	TUI	RE		•							•	•	•	•				4
	Th	e DSH e DSH H-11	1-11	Ar	ch	ite	ctu	re	9											•	:	4 6 8
III.	A SIM	ULAT	ON	MOI	DEL	OF	DS	Н-	-11	:	T	HE	P	11	.3	MC	DE	L				10
		Illu e PlI											_									13 14
IV.	SIMUL	ATION	N RE	SUI	LTS	OF	TH	E	Pl	L3	M	OD	EL			•						15
	Mo A	elim: re Ex Plaus rific	kten sibl	sive :	re The	Stu ory	die of	s	Us Ope	in	g ti	th on	е	P1	.L3	} N	100	lel •		:	:	25
V.	DEADL	OCK-	FREE	В	JFF	ER	MAN	IAC	GEM	EN	Т	sc	HE	ME	S							30
	Α	Dead:	lock	-£	ree	Bu	ffe	r	Al	.10	ca	ti	on	A	119	jor	it	hπ	ì	•		31
VI.	ANOTH	ER S	IMUL	AT	ION	MO	DEI	. (OF	DS	Н-	11	:	T	CHE	E	251	4	MC	DE	L	
	Pr Tu	e P51 elim ning mpar	inar the	y p	Stu 5L4 e P	die Mo erf	s (del	Js:	ing nce	. t	he f	DS	5L H-	.4 .11	Mo	ode	1	:	97	9	:	39 42 49 52
VII.	SUMMA																					56
DEEED	PNCEC																					50

Appen	ndix								pag
Α.	LISTING OF THE P1L3 MODEL	•				•			. 59
В.	FLOW CHART OF P5L3 MODEL			•					. 81
c.	LISTING OF THE P5L4 MODEL							,	-100

Section I

INTRODUCTION

The Intelligent Memory System (IMS) is a high performance, high availability database computer structured as a functional hierarchy interfacing with a storage hierarchy (Figure 1.1). Concepts and research issues of the IMS Data Base Computer are discussed in detail in (Lam and Madnick, 1979a). The approach of IMS is to decompose the information management functions into a hierarchy of modules. Parallel and pipeline operations are exploited to obtain high throughput. A storage hierarchy is specifically designed to support multiple processor and acts as a very large permenant virtual storage for the functional hierarchy.

A design of the general structure of the IMS Data Storage Hierarchy is described in (Lam and Madnick, 1979b). A simplified design of the IMS Data Storage Hierarchy, referred to as DSH-ll, is described in (Lam and Madnick, 1979c). Detail protocols for supporting the read-through and storebehind operations in DSH-ll are also presented in (Lam and Madnick, 1979c).




Figure 1.1

This report is concerned with the performance of DSH-11. Simulation studies have been carried out to answer some basic questions about the performance of DSH-11. It was also hoped that these studies would provide some insights to the read-through and store-behind algorithms.

In the following sections, the DSH-ll structure and its algorithms will be briefly reviewed. Then a simulation model of DSH-ll with one processor and three storage levels, referred to as the PlL3 model, is described. Simulation results obtained from this model are analyzed. Then another simulation model of DSH-ll with five processors and four storage levels, referred to as the PSL4 model, is developed. This model is then used to assess the capabilities of DSH-ll under different technology assumptions.

Section II THE DSH-11 STRUCTURE

A general structure of the IMS data storage hierarchy from which DSH-ll is derived has been described in (Lam and Madnick, 1979b). The structure of DSH-ll and the protocols for supporting the <u>read-through</u> and <u>store-behind</u> operations are described in (Lam and Madnick, 1979c). This section briefly reviews materials presented in detail in (Lam and Madnick, 1979b; Lam and Madnick, 1979c).

2.1 THE DSH-11 INTERFACE

DSH-11 supports a large number of processors. Each processor has its own instruction memory and uses DSH-11 as a very large permenant virtual data memory. A processor directly addresses DSH-11 via address mapping. This is illustrated in Figure 2.1(a) and Figure 2.1(b). If the addressed data is not found in the highest storage level of DSH-11, a delay similar to a page fault in virtual memory systems (Denning, 1970) will occur and the processor may switch to another process while waiting for the data to be retrieved from a lower storage level. Thus, a processor may have several requests to DSH-11 pending and many requests can be at vari-




Figure 2.1(a)




Figure 2.1(b)

ous stages of completion in DSH-ll at one time. This high degree of parallel operation in DSH-ll is a key determinant of its high performance.

2.2 THE DSH-11 ARCHITECTURE

The DSH-ll architecture is illustrated in Figure 2.2. The highest performance storage level, L(l) consists of the data caches. Each data cache corresponds to a DSH-ll memory port that connects to a processor. All the data caches share a local bus, LBUSl. There is a storage level controller, Kl, that serves as the communication gateway between L(l) and lower storage levels.

A typical storage level, L(i), for i greater than 1, consists of a storage level controller, Ki, a memory request processor, Ri, and a number of storage device modules, Dil, ..., Dim. All these modules share a local bus, LBUSi. Ki is the communication gateway between L(i) and other storage levels. Ri maintains a directory of all the data in L(i). Dij performs the actual storage and retrieval of data.

The global bus, GBUS, connects all the storage level controllers of the storage levels. All communications among storage levels make use of the GBUS.




Figure 2.2

2.3 DSH-11 ALGORITHMS

DSH-11 makes use of the read-through and two-level-storebehind data movement algorithms. A request to read a data item is handled by a data cache. If the data item is found in the data cache, it is retrieved and sent to the processor. If the data item is not in the data cache, the request is passed down to lower storage levels, one by one. At each storage level, the memory request processor searches its directory to determine if the addressed data item is in that level. When the addressed data item is found at a storage level, a block of data containing the addressed data item is broadcasted to all upper storage levels. Each upper storage level then extracts a subblock from the broadcast that contains the addressed data item. The subblock is stored in the storage level. To accomodate an incoming block, an existing block may have to be evicted from a storage level. The way evicted blocks are handled is referred to as the overflow handling strategy.

In a write operation, the data block to be updated is first read into the data cache. After the data block is updated, the data block is sent to the next lower storage level which will update the larger block that contains the data block. Thus, the effect of the update is propagated to lower storage levels. The two-level-store-behind strategy


ensures that proper acknowledgements are obtained at a given storage level that indicates an updated block has been propagated at least two storage levels down the hierarchy.

Thus, at least two copies of the updated data exists at all times.

Section III

A SIMULATION MODEL OF DSH-11 : THE P1L3 MODEL

The PlL3 model of DSH-11 is a GPSS/360 model of a DSH-11 configuration with one processor and three storage levels. It represents a basic structure from which extensions to include more processors and storage levels can be made. The structure of PlL3 is illustrated in Figure 3.1(a). Each module in Figure 3.1(a) actually consists of four gueues and a facility (Figure 3.1(b)). The facility is referred to as the request processor (RP). There are two input gueues, one for transactions with data (the XQ), and one for transactions with messages (the IQ). The two corresponding output gueues are named YQ and OQ respectively. The XQs and YQs have limited capacity, since they are the data buffers. We will assume that there is no limit on the lengths of the IQs and the OQs. The following example illustrates the naming conventions used in the model. The K2 storage level controller actually consists of five components, KRP2, KIQ2, KOQ2, KXQ2 and KYQ2. The current length of KXQ2 is denoted as KXL2 and the maximum allowable length of KXQ2 is denoted as KXM2.



3.1 AN ILLUSTRATION OF THE DSH-11 ALGORITHMS

A listing of the PlL3 model is presented in Appendix A. To illustrate the model logic, the following is a brief description of the path followed by a read-through transaction. A read request (TXN) is queued in KIQ3 (the input message queue of the storage level controller at level 3). When KRP3 is free, TXN is serviced and put in KOQ3. When LBUS3 is available, TXN is sent to RIQ3 (the input message queue of the memory request processor at level 3) where it waits for RRP3, the request processor. RRP3 then searches its directory to obtain the real address for TXN. TXN is put into ROQ3 to be sent to a storage device, say, D31. When LBUS3 is free, TXN is sent to DIQ31. TXN waits in DIQ31 (the input message queue for device D31) for DRP31 to be free and also for a slot in DYQ31 (the output data queue for D31) to hold the retrieved data. When both conditions are met, DRP31 retrieves the data and puts it in DYQ31 where it waits for the LBUS3 to be free and for there to be a slot in KXQ3 (the input data gueue of the storage level controller at level 3) to hold the data. When both conditions are met, the data is sent to KXQ3. Then the data is put in KYQ3 waiting for the GBUS and for all the upper storage levels to be free to receive the broadcast. When these conditions are met, the data is broadcasted to all upper storage levels. At the highest storage level, the data is sent to the approDEGREE OF MULTIPROGRAMING OF A CPU = 20 SIZES OF DATA QUEUES (XQ AND YQ) = 10 DIRECTORY SEARCH TIME = 200 NANOSEC. READ/WRITE TIME OF A L(1) STORAGE DEVICE = 100 NANOSEC. READ/WRITE TIME OF A L(2) DEVICE = 1000 NANOSEC. READ/WRITE TIME OF A L(3) DEVICE = 10000 NANOSEC. BUS SPEED = 10 MHZ BUS WIDTH = 8 BYTES SIZE OF A TRANSACTION WITHOUT DATA = 8 BYTES BLOCK SIZE AT L(1) = 8 BYTES BLOCK SIZE AT L(2 = 128 BYTES BLOCK SIZE AT L(3) = 1024 BYTES % READ REQUESTS = 70% % WRITE REQUESTS = 30% CONDITIONAL PROB. OF FINDING DATA IN A LEVEL GIVEN THAT THE DATA IS NOT IN ANY UPPER LEVEL = P

Figure 3.2

priate data cache controller which forwards the data to the CPU.

3.2 THE P1L3 MODEL PARAMETERS

The model is highly parametized. Parameters for the P1L3 model are chosen to reflect current (1979) processor and storage technology. Two key parameters that characterize the references made to DSH-11 are the <u>locality level</u> and the proportion of read and write requests in the reference stream. The locality level (P) is the condition probability that a reference is satisfied at a given storage level given that the reference is not satisfied in all upper storage levels. Figure 3.2 summarizes all the model parameters. The degree of multiprogramming is the maximum number of requests that can be active at a CPU. The block sizes, bus speeds, bus width and speeds of the devices are parametized. For the P1L3 model, these parameters are chosen to reflect current (1979) technology.

Section IV SIMULATION RESULTS OF THE P1L3 MODEL

Three different locality levels are used for the PIL3 model. The simulated time is one milisecond (one million time units in the model). Some unusual phenomena are uncovered during the analysis of these preliminary results. This leads to more extensive simulation studies to obtain more data points. A plausible theory is then proposed to explain these phenomena. Detail traces of the model is used to verify the theory. The findings are discussed in the following subsections.

4.1 PRELIMINARY STUDIES USING THE P1L3 MODEL

A series of three simulation studies are carried out with three locality levels: high (P=.85), medium (P=.5), and low (P=.2). Throughputs, mean response times and utilizations of the facilities are summarized in Figure 4.1.

Throughput in millions transactions per second are plotted against the locality levels in Figure 4.2. From Figure 4.2, it seems that a throughput of .6 million transactions per second is the maximum that one could obtain with this configuration.

	ocality	Throughput	Mean Response			U	tilizatio	ns		
	(per msec)	Time (NSec)	GBUS	LBUS 1	DATA CACHE	LBUS2	D21	LBUS3	D31	
.20	285	64032	.41	.07	.10	.63	.11	.52	. 52	
.50	548	31324	.50	.09	.19	.65	.17	.62	. 99	
. 85	598	6021	. 23	. 05	.19	. 26	.09	. 35	1.00	

FIGURE 4,1




Figure 4.2







Figure 4.3



Mean response time per transaction are plotted against locality levels in Figure 4.3. This shows that a mean response time of 5 micro seconds is obtainable at high locality levels. Furthermore, as the locality level increases, there will be even more references being satisfied in the high performance storage levels, thus the mean response time will decrease.

Utilizations of the various facilities are plotted against locality levels in Figure 4.4. It can be seen from these plots that at low locality levels, the slowest storage level becomes a system bottleneck. At higher locality levels, bus utilizations drop because most references are satisfied by the data cache, DRP11, making the use of the buses unnecessary except for store-behind operations.

At high locality levels, one would also expect the utilization of the data cache, DRPll, to be very high. However, this is not supported by the data. In fact, even though the throughput at the P=.85 locality level is larger than that at the P=.50 locality level, the DRPll utilization actually drops.

Examining the data more closely, another puzzle is discovered. If you multiply throughput by the mean response time divided by the maximum degree of multiprogramming, one

should obtain a number close to the simulated time (1,000,000). For the P=.20 case, this number comes out to be 915657. For the P=.50 case, this number comes out to be 858277. But for the P=.85 case, this number is only 180027. It is suspected that either the data is wrong or there are some unusual blocking phenomena in the system in the P=.85 case.

4.2 MORE EXTENSIVE STUDIES USING THE P1L3 MODEL


A second series of simulations was carried out to obtain more data points by varying the locality levels. The results of these simulations are presented in Figure 4.5.

Throughputs are plotted against locality levels in Figure 4.6. In general, as the locality level increases, throughput also increases. A throughput of close to one million transactions is obtainable at about P=.80 locality level. However, after the P=.80 point, throughput drops sharply as the locality level increases. This requires some explaination.


In Figure 4.7, mean response time is plotted against locality levels. This shows that as locality level increases, mean response time decreases. This plot does not seem to provide insight as to why throughput decrease sharply after the P=.80 locality level.

Locality Throughput Respons Level (P) (per msec) Time (N	Throughput		Utilizations										
	Time (NSec)	GBUS	LBUS1	DATA CACHE	LBUS2	D21	LBUS3	D31					
.20	286	64032	.42	.07	.10	.63	.11	.52	1.00				
. 30	320	56908	.42	.07	.12	.60	.12	.52	1.00				
.40	456	39142	.45	.08	.16	.63	.15	.59	1.00				
.50	548	31324	.50	.10	.20	.65	.17	.62	1.00				
.60	698	27114	.51	.10	.23	.63	. 19	.65	1.00				
.65	758	22505	.51	.10	.26	.62	.18	.68	1.00				
.70	811	23317	.53	.10	.27	.65	. 20	.69	1.00				
. 80	947	16298	.50	.94	.31	.57	. 19	.71	. 99				
. 85	598	6021	.23	.52	.19	.26	.09	. 35	. 52				
.90	581	3957	.16	.04	.17	.19	.06	.26	.42				
.95	532	3986	.14	.03	.15	.16	.05	.21	. 25				

FIGURE 4.5



- 23 -



- 24 -

4.3 A PLAUSIBLE THEORY OF OPERATION

One theory to explain the sharp drop in throughput at very high locality levels is that at such high locality levels, the rate of write operations being generated is very high. Since a write will not proceed until DRPII is free (to write the data), and DRPII'S YQ has a buffer slot (for holding the store-behind operation), the write operation may hold up other transactions in their use of DRPII. Since the utilization of DRPII is very low, the blocking must be due to the YQ being full often. Many store-behind transactions closed together will tend to make the YQ full often. These blocking transactions will tend to hold up other transactions hence resulting in low system throughput.

If the YQ is full often, it must be because transactions in it cannot move on to the next facility fast enough. This will happen if the bus LBUS1 is busy or the XQ buffer of K1 is full, or both. From the data, we see that all the bus utilizations are very low, hence the blocking must be due to the fact that the XQ buffer of K1 is full often. Proceeding in this manner, one could argue that at high locality levels, the rate of store-behind operations is very high, which results in store-behind transactions being backed up from a storage device. This backing up of store-behind operations causes long gueueing delays for other transactions as well,

resulting in low system throughput. This blocking situation also slows down the usage of DRP11 as evident from its low utilization.

We can now explain why the utilization of DRP11 at the P=.85 locality level is lower than that at the P=.50 locality level. At P=.85, due to the store-behind transactions being backed up, very few acknowledgements to the store-behind transactions ever return to DRP11. In the P=.50 case, most acknowledgements to store-behind transactions return to DRP11. Thus, even though the number of reads and writes handled by DRP11 in the P=.50 case is lower than that handled by the DRP11 in the P=.85 case, there are many more acknowledgements serviced by DRP11 in the P=.50 case, hence the corresponding utilization is higher.

There is no backing up of store-behind transactions in the low locality levels because the rate at which they are generated is low. Since the store-behind transactions are separated from one another there is enough time for a device to service a previous store-behind transaction before another one comes along.

4.4 VERIFICATION OF THEORY WITH DATA

The above theory seems to explain the phenomena well and agrees well with the observed data. To verify the theory, detailed model traces were examined to determine the status of the system at the time of simulation termination.

It is found that for low locality levels, there is indeed no backing up of the store-behind transactions. There is only a backlog of requests to be processed by the lowest storage level devices due to their large service times. For high locality levels, starting from P=.85, store-behind transactions begin to be backed up, from storage level 2. However, the back up is due to a system deadlock situation developed at storage level 2, and not due to the slower speeds of the devices, as hypothesized above.

The deadlock at storage level 2 is illustrated in Figure 4.8. Assume that all the XQs and YQs are full: (1) A store-behind transaction in DYQ21 is waiting for LBUS2 and a KXQ2 buffer slot. LBUS2 is free but KXQ2 buffer is full. (2) KXQ2 will not be cleared because KYQ2 is full. (3) KYQ2 cannot be cleared because both buffers of R2 are full. (4 and 5) These buffers cannot be cleared because DXQ21 and DYQ21 are full. DYQ21 cannot be cleared because it is waiting for KXQ2 to be cleared. Thus a deadlock is developed. This deadlock causes the XQs and YQs in the upper storage




Figure 4.8

levels to be gradually filled as more store-behind transactions are generated. When YQ at DRPll is full, the system will be held up when the next write transaction arrives.

It is interesting to note that this deadlock only occurs at very high locality levels. This is because at high locality levels, the rate of store-behind transactions generated is very high. Comparing the P=.95 case and the P=.50 case, even though the same number of store-behind transactions are generated to lower storage levels in both cases, the rate at which they are generated in the P=.95 case is 30 times that of the P=.50 case. Store-behind transactions sparsely separated from one another give chance for the device to service them, therefore avoiding a deadlock. This deadlock situation is not too different from a traffic jam at a Boston rotary during rush hour.

In retrospect, the causes of the deadlock are due to the rate of store-behind transactions and due to the use of one single buffer for data coming into a storage level as well as for data going out of a storage level. The potential for deadlock of using a common buffer was not discovered during the design of DSH-ll due to the complex interactions of the various protocols for store-behind, read-through, and over-flow handling operations.

Section V

DEADLOCK-FREE BUFFER MANAGEMENT SCHEMES

In DSH-11 there are five types of transactions supporting the read-through and store-behind operations. These transactions are : read-through-request (RR), read-through-result (RT), overflow (OV), store-behind-request (SB), and acknowledgment (AK). Each type of transaction is handled differently. Furthermore, the same type of transaction is handled differently depending on whether the transaction is going into or out of a storage level. A potential deadlock exists when different transactions share the same buffer and their paths form a closed loop. We have seen an example of such a deadlock in the P1L3 model where SB transactions coming into a storage level and SB transactions going out of a storage level form a closed loop. Other such potential deadlocks have been discovered in the P1L3 model. This section is focused on developing deadlock-free buffer management algorithms.

Potential deadlocks exist because different transaction types share the same buffer and that the First Come First Served strategy is used for allocating buffer slots. A sim-

ple strategy to avoid deadlock is not to allow buffer sharing among different transaction types. No path crossing can
occur thus no loop can exist. Although this strategy is
easy to implement, it does not make efficient use of the
buffer space. Another strategy to avoid deadlock is to
allow buffer sharing, but to make use of more sophisticated
buffer allocation algorithms. One such algorithm is discussed below.

5.1 A DEADLOCK-FREE BUFFER ALLOCATION ALGORITHM

Two types of buffers are used at each storage level, the IN buffers and the OUT buffers. Transactions coming into the storage level use the IN buffer and transactions going out of the storage level use the OUT buffer. Transaction coming into a storage level from a higher storage level are the RR, SB, and OV transactions. Transactions coming into a storage level from a lower storage level are the RT and AK stransactions. Similarly, transactions going out of a storage level to the next lower storage level are the RR, SB, and OV transactions. Transactions going out of a storage level to a higher storage level are the RT and AK transactions. Each component in a storage level has an IN buffer and an OUT buffer. This is illustrated in Figure 5.1.




Figure 5.1

The general idea of this new buffer allocation scheme is not to allow the buffers to become completely filled. When the buffers are filled up to a certain level, only those transactions that can be processed to completion and resulting in freeing up buffer slots are accepted. The precise algorithm is as follows.

- The size of OUT is always greater than the size of IN.
- Always maintain at least one empty slot in an IN buffer.
- 3. The buffer-full (BF) condition is raised when the number of transactions in IN plus the number of transactions in OUT is equal to the size of OUT.
- 4. If the BF condition exists, then do not accept any RR or SB into a storage level. Only process OV, RT, and AK transactions.

We now provide an informal argument to show that the scheme described above is indeed deadlock-free. First we have to show that the RR and SB transactions are not the only transactions in the system when all the buffer pairs have their BF conditions raised. Then we have to show that processing each of the OV, AK and RT transactions will free up some buffer slots thus lowering some BF conditions.

Suppose that all the BF conditions are raised (i.e., all buffers in a storage level are full). Examine the OUT buffers of the lowest storage level. Since the size of OUT is greater than that of IN, BF implies that there is at least one transaction in OUT. Since this is the lowest storage level, this transaction must be going to a higher storage level, hence cannot be a RR or a SB transaction.

Consider a RT transaction at level i+1 (Figure 5.2).

- 1. All upper storage levels, level i and level i-l can receive this transaction since there is always one empty slot in each IN buffer. The departure of the RT transaction creates an empty slot in the OUT buffer of the sender, level i+l.
- 2. Level i can now send a transaction to level i+l which creates a slot in level i. The RT transaction can now be serviced in level i.
- 3. Handling the RT transaction may create an OV transaction in level i. The buffer slot freed up at step 2 is available for the OV transaction in level i.
- 4. The OV transaction can be sent to level i+l because there is always a free slot in every IN buffer.




Figure 5.2

- 5. The OV transaction will be serviced to completion in level i+1. Hence, there is a free slot in level i as result of these operations.
- Now a transaction from level i-l can be sent to level i.
- 7. The RT transaction can be handled in level i-l which may create an OV transaction.
- 8. The OV transaction can be sent to level i.
- Finally, the OV transaction is handled and terminated in level i.

Thus, there is a free buffer slot created in level i-l as a result of processing the RT transaction.

Handling an AK transaction may generate another AK to be sent to the immediate upper storage level. The same argument for the RT transaction can be applied to show that a buffer slot will be freed up as a result of handling the AK transaction.

It is clear from the above discussion that this buffer management scheme requires more complex protocols among storage levels and a complex priority scheme for the transactions. A key advantage of this scheme is that it makes

efficient use of buffer space since different transactions with varying buffer space requirements can be made to share a common buffer pool.

Section VI

ANOTHER SIMULATION MODEL OF DSH-11: THE P5L4 MODEL

A GPSS/360 simulation model of another DSH-11 configuration with five processors and four storage levels has been developed. This model is referred to as the P5L4 model. In this model the basic logic used in the P1L3 model was revised to use a deadlock-free buffer management scheme and to accommodate four additional functional hierarchy processors and an additional storage level. For simplicity, the scheme of using separate buffers for different transactions is used for the P5L4 model.

The first series of studies provides further insights to the operation of the store-behind algorithms. It also shows that level 4 storage and its local bus may be too slow to support the amount of data transfer activities at that level.

The second series of studies is aimed at obtaining a better balanced system by increasing the degree of parallelism in the lower storage levels and by reducing the block sizes so as to lower the demand on the buses. A well-balanced system is obtained which is then used as the basic system to study the effect of using projected 1985 technologies for DSH-ll. Results of these studies and their analysis are presented in the following sections, after a brief introduction to the P5L4 model and its parameters.


6.1 THE P5L4 MODEL AND ITS PARAMETERS


The structure of the P5L4 model is very similar to that of the P1L3 model. However, the basic component of the model is quite different. The basic component of the P5L4 model is a facility and a number of data buffers, one for each type of transaction coming into the storage level and going out of the storage level. Figure 6.1(a) illustrates the DSH-11 configuration that P5L4 is modelling, and Figure 6.1(b) illustrates the basic component of the model. A flow chart of the P5L4 model logic is presented in Appendix B. A listing of the P5L4 model is presented in Appendix C.

The parameters used in the P5L4 model are the same as those used in the P1L3 model with the following exceptions.

(1) There are five processors, each with 10 degrees of multiprogramming (as opposed to 20 in the P1L3 model). (2)

There is a new storage level with 2 storage devices having access times 10 times higher than those of the devices in level 3. The parameters used in the P5L4 model are summarized in Figure 6.2.





DEGREE OF MULTIPROGRAMMING OF A CPU = 10

SIZES OF DATA BUFFERS = 10

DIRECTORY SEARCH TIME = 200 NANOSECONDS

READ/WRITE TIME OF A L(1) STORAGE DEVICE = 100 NS.

READ/WRITE TIME OF A L(2) STORAGE DEVICE = 1000 NS.

READ/WRITE TIME OF A L(3) STORAGE DEVICE = 10000 NS.

READ/WRITE TIME OF A L(4) STORAGE DEVICE = 100000 NS.

BUS SPEED = 10 MHZ

BUS WIDTH = 8 BYTES

SIZE OF A TRANSACTION WITHOUT DATA = 8 BYTES

BLOCK SIZE AT L(1) = 8 BYTES

BLOCK SIZE AT L(2) = 128 BYTES

BLOCK SIZE AT L(3) = 1024 BYTES

BLOCK SIZE AT L(4) = 2048 BYTES

% READ REQUESTS = 70%

FIGURE 6.2

CONDITIONAL PROB. OF FINDING DATA IN A LEVEL GIVEN THAT THE DATA IS NOT IN ANY UPPER LEVEL = P

% WRITE REQUESTS = 30%

6.2 PRELIMINARY STUDIES USING THE P5L4 MODEL

A preliminary study using the P5L4 model is carried out using several different locality levels and using the parameters listed in Figure 6.2. The simulated time is one millisecond (one million model time units). Results from these studies are summarized in Figure 6.3. Figure 6.3(a) is a table listing the throughput, mean response time, total transaction wait time, total transaction execution time, and 'system utilization'. System utilization is defined as the ratio of the product of the total number of transactions completed and the mean response time to the product of the simulated time and the maximum number of active requests pending at all the processors. It indicates the percentage time that DSH-11 is busy.

Figure 6.3(b) tabulates the utilizations of the buses and the utilizations of typical storage devices at each storage level. The utilizations of all the memory request processors and all the the storage level controllers are very low and are not shown. Figure 6.3(b) shows that the devices and the local bus at level 4 are saturated for all locality levels. The local bus at level 3 is saturated but the devices at level 3 are only 50 percent utilized. Saturation of level 4 at low locality levels is due to the large number of read-through requests that has to be handled at that level.

Locality Level (P)	Throughput (per msec)	Mean Response Time (Nsec)	Total Wait Time (msec)	Total Exec Time (msec)	System Utilization
.50	418	45805	17450	1690	. 38
.60	600	35442	19910	1360	.43
.70	717	46664	32490	970	.67
. 80	782	43570	32230	840	.68
.95	788	40148	31360	270	.63

FIGURE 6.3(a)

Locality Level (P)		Bu	s Utilizat	Storage Device Utilization					
	GBUS	LBUS1	LBUS2	BLUS3	LBUS4	L1	L2	L3	L4
.50	.92	. 06	.30	.99	.94	.02	.11	.46	. 99
.60	.91	.06	.31	. 99	94	.03	.11	.46	.99
.70	.91	. 07	. 32	.99	.94	.04	.13	.52	.88
.80	.88	.05	.26	.99	.94	.04	.10	.44	.92
.95	.84	.04	.21	.99	.95	.04	.06	.51	.90

FIGURE 6.3(b)





Figure 6.4



For example, at a locality level of .5, 12.5 percent of all read requests will be serviced by level 4. This creates a heavy burden on the slow level 4 devices and on its bus. At high locality levels, however, the number of read-through requests directed to level 4 is rather small. For example, at a locality level of .8, only .8 percent of all read requests are serviced by level 4, a 15-fold reduction from the .5 locality case. The saturation of level 4 at high locality levels is due to the store-behind requests. At high locality levels, the rate of write requests (as well as read reguests) are much higher, thus there is a high demand on level 4 to service the corresponding store-behind reguests. It seems that level 3 storage devices have the capacity to handle the read-through and store-behind reguests at all locality levels. However, the local bus at level 3 is saturated at all locality levels. The bus saturation at level 3 is possibly due to the store-behind requests. We shall discuss ways to eliminate these performance bottlenecks in a later section.

Throughput data presented in Figure 6.3(a) is plotted as a graph in Figure 6.4. Figure 6.4 shows that throughput rises sharply starting from the .5 locality level, then its follows a much slower rate of increase after the .7 locality level. At a low locality level, throughput is low since a

large proportion of the read requests has to go to the slower storage devices. As the locality level increases, a large proportion of requests can be handled by the higher storage levels. The higher storage levels are not heavily utilized, thus they can complete the requests quickly. The faster transactions can be completed, the faster new transactions can arrive since the model is a closed one. This explains the sharp increase in throughput between .5 and .7 locality levels.

When the locality level is high, the rate of store-behind transactions coming into the model becomes high. Since there is a fixed proportion of reads and writes in the request stream, the throughput at high locality levels becomes limited by how fast the store-behind requests can be serviced. Thus, at high locality levels, increasing the locality level further will not produce a dramatic increase in throughput.

The plot of mean response time in Figure 6.5 provides further insights to the store-behind operations. Figure 6.5 shows that there is a discontinuity in the mean response time curve between .6 and .7 locality levels. The discontinuity may be explained as follows. As the locality level increases, the rate of store-behind transactions coming into the model also increases. Read operations become a less

dominant factor of system performance. There is a pipeline of buffer slots for store-behind transactions. A write request is completed as soon as it has completed a write to its data cache and has placed a store-behind transaction in the store-behind pipeline. The store-behind transaction flows along the pipeline until it is serviced and terminated by a level 4 storage device. If a write request cannot find a slot in the store-behind pipeline, it has to wait. At high locality levels, the store-behind pipeline becomes full, hence, write operations tend to incure a larger wait time waiting for pipeline slots. It seems that the storebehind pipeline is full after the .7 locality level, causing long wait times by transactions, hence larger mean response times for locality levels higher than .7. The store-behind pipeline is not full for all locality levels below .7. transactions have smaller mean response time in these cases. This expains the difference in behavior of the two mean response time curves.

The data seems to support this theory. Outputs from the simulation runs shows that the pipeline is full for all locality levels greater than and equal to .7. The total transaction time column in Figure 6.3(a) shows that there is a dramatic increase in the transaction wait time for all cases with locality level above .7. The figure also shows

that the transaction wait time is a dominant portion of the total transaction time. Since mean response time is the ratio of total transaction time to total number of completed transactions, the more than doubling of the wait time going from .6 to .7 locality level is the key factor in the sudden increase in mean response time. The sudden increase in wait time is due to the fact that the pipeline is just filled up, new transactions begin to experience prolonged delays. These preliminary studies have provided valuable insights to the dynamics of the store-behind operation. We now have gained enough understanding of the model to tune it for better performance.

6.3 TUNING THE P5L4 MODEL

Our objective in this next series of studies is to try to obtain a well-balanced system. From the preliminary studies, we know that to reduce mean response time we have to increase the efficiency of the store-behind pipeline. One approach to increase the efficiency of the pipeline is to increase the parallelism of the lower storage levels, so that the service times of the stages of the pipeline are better balanced. The preliminary studies also reveal that our initial choice of block sizes may not be appropriate for the system.

The approach that is taken to obtain a well-balanced system is as follows. The locality level is fixed at .9. Then the degree of parallelism in level 3 is increased by a factor of 5 and that of level 4 is increased by a factor of 10. Although this would actually be done by increasing the number of devices in these levels, to take advantage of the existing GPSS model, this is accomplished by decreasing the effective service times of the existing devices at these levels appropriately. Finally, the model is run for several choices of block sizes for the storage levels. The results obtained are summarized in Figure 6.6.

The first study uses the same block sizes as those used in the preliminary studies. The results of this study are summarized in column one which clearly shows that level 4 is still the bottleneck causing the very low throughput and high mean response time. Note that none of the storage devices, including level 4, are saturated. This indicates that the bottleneck is caused by the block sizes being too large thus tieing up the bus at level 4 during data transfer.

In the next study, the block sizes between level 2 and level 3 and between level 3 and level 4 are reduced by one half. The results of this study are summarized in column 2. There is significant improvement in throughput and the utilizations of level 4 storage devices, but the bus at level 4 is still a bottleneck.

Block Sizes	Throughput	Mean Response Time (Nsec)	Bus Utilization						Storage Device Utilization				
	(per msec)		GBUS	LBUS1	LBUS2	LBUS3	LBUS4	L1	L2	L3	L4		
(8,128,1024)	176	258580	.62	.02	.10	.67	1.00	.01	.03	128	.17		
(8,64,512)	458	96260	.67	.04	. 15	.71	.99	.04	.07	.27	.40		
(8,64,256)	721	60940	.77	.07	. 26	.84	.99	.06	.11	.28	.83		

FIGURE 6.6

Next, the block size between level 3 and level 4 is halved again. This produces a fairly well-balanced system. The results are summarized in column 3. A throughput of .7 million operations per second with mean response time of 61 microseconds is obtained. The utilizations across storage levels are fairly well-balanced.

6.4 COMPARING THE PERFORMANCE OF DSH-11 USING 1979 AND 1985 TECHNOLOGIES

The well-balanced system obtained from the previous studies will be used as a basis for comparing the performance of DSH-11 under 1979 and 1985 technology assumptions. The parameters used in the 1979 case are exactly those used in the well-balanced system of the previous studies. For the 1985 case, we will assume a bus that is 5 times faster than that used in the 1979 case. In general, the speeds of the storage devices in the 1985 case will be faster. We estimate that the level 1 storage devices will be twice as fast in 1985 as in 1979. All other devices are estimated to be 10 times faster in 1985 than in 1979. Lastly, we expect 1985 to produce better associative processors for directory searching thus the directory search time will be reduced by one half in 1985. These estimates will be incorproated in the parameters for the 1985 case.

The model using 1979 technology assumptions is run for 4 different request streams with different proportions of reads and writes. The model using 1985 technology assumptions is then run with the same 4 different request streams. A locality level of .9 was used in all these cases. The results are summarized in Figure 6.7.

The throughputs for the two cases are plotted on the same graph in Figure 6.8. In general, for both cases, throughput increases as the proportion of read requests increases. It can be inferred from the results that the throughput of DSH-11 using 1985 technology is between 5 to 10 times better than using 1979 technology. For a request stream with 70 percent read requests and 30 percent write requests, DSH-11 using 1979 technology can support a throughput of .7 million requests per second with a mean response time of 61 microseconds. For the same mix of requests, DSH-11 using 1985 technology can support a throughput of 4 million requests per second with a mean response time of 10 microseconds.

% Read	Throughput	Mean Response Time (Nsec)	Bus Utilizations						Storage Utilizations			
	(per msec)		GBUS	LBUS1	LBUS2	LBUS3	LBUS4	LI	L2	L3	L4	
.50	450	97580	.76	.06	. 25	.84	.99	.04	.10	. 25	.67	
.70	721	60940	.77	.07	.26	. 84	.99	.06	.11	. 28	.65	
.80	1559	26790	.85	.10	.34	.91	.97	.11	.18	. 34	.71	
.90	3239	13440	.90	.14	.42	.93	.97	.23	. 28	.35	.83	

(1979 Technology)

% Read	Throughput	Mean Response Time (Nsec)	Bus Utilizations						Storage Utilizations			
	(per msec)		GBUS	LBUS1	LBUS2	LBUS3	LBUS4	L1	L2	L3	L4	
.50	2298	19780	.76	.06	.24	.82	.99	.13	. 05	. 27	. 35	
.70	4320	9940	.79	.07	.28	.86	.98	.20	.06	.28	. 3	
. 80	15040	2640	.96	.15	.47	.97	.92	.64	.14	.38	. 28	
.90	22760	1760	.95	.16	.47	.96	.91	.99	.17	. 27	. 3	

(1985 Technology)

FIGURE 6.7

throughput (million per second) 25 20 15 10 5 % read requests .8 .6 .7 .5

Figure 6.8

Section VII

Two simulation models of the DSH-11 storage hierarchy system have been developed and used to understand the performance characteristics of DSH-ll and its algorithms. The first model is developed for a DSH-ll configuration with one processor and three storage levels. Results from this model uncovers an unsuspected deadlock potential in the DSH-11 buffer management scheme. This leads to the development of new buffer management schemes for DSH-11. A second model is developed for a DSH-11 configuration with five processors and four storage levels. This model makes use of a deadlock-free buffer management scheme. Results from this model provides insights to the performance implications of the read-through and store-behind algorithms. After sufficient understanding of the model is obtained, the model is tuned for better performance. The resulting system is then used as a basis for comparing the performance implication of using different technology for DSH-ll.

Results from these simulation studies not only provide valuable insights to the important dynamic behavior of

store-behind and read-through algorithms, they also provide indications that the DSH-ll is capable of supporting the menory requirements of the IMS functional hierarchy.

REFERENCES

- (Denning, 1970): Denning, P.J., 'Virtual Memory', ACM Computing Surveys, 2, 3 (September 1970), 153-190.
- (Lam and Madnick, 1979a): Lam, C.Y., and Madnick, S.E.,
 'Technical Report No. 1: The Intelligent Memory System
 Architecture Research Directions', M.I.T. Sloan School
 Internal Report No. M010-7908-01, August 1979.
- (Lam and Madnick, 1979b): Lam, C.Y., and Madnick, S.E., 'Technical Report No. 2: The IMS Data Storage Hierarchy DSH-1', M.I.T. Sloan School Internal Report No. M010-7908-02, August 1979.
- (Lam and Madnick, 1979c): Lam, C.Y., and Madnick, S.E., 'Technical Report No. 3: The IMS Data Storage Hierarchy DSH-ll', M.I.T. Sloan School Internal Report No. M010-7908-03, August 1979.

Appendix A LISTING OF THE P1L3 MODEL

```
FILE: GPSS1 VS1JOB DI
```

```
//LAM1 JCD LAM, MPROFILE= "RETURN",
// PROFILE='HIGH',
// TIME=2
//* PASS KCED
//GPSS PROC
      EXEC PGM=DAGO1,TIME=2
//STEPLIB DD DSN=PCTLUCK.LIBRARY.GPSS.LOAD,DISP=SHR
//DONTPUT DD SYSOUT=PROFILE=RETURN, DC3=BLKS IZE=931
//DINTERO DD UNIT=SCHATCH, SPACE=(CYL, (1, 1)), DCB=BLKSIZE=1880
//DSYMTAB DD UNIT=SCRATCH, SPACE= (CYL, (1,1)), DCB=BLKSIZE=7112
//DREPTGEN DD UNIT=SCRATCH, SPACE= (CYL, (1,1)), DCB=BLKSIZE=800
//DINTRORK DD UNI T= SCRATCH, SPACE= (CYL, (1,1)), DCB=BLKSIZE=2680
// PEND
//STEP1
          EXEC GPSS, PARM=C
//DINPUT1 DD *
       TRANSACTION PARAMETER USAGE
                CPU IDENTIFIER
                ARRIVAL TIME
       P 3
                COMPLETION TIME
                TOTAL EXECUTION TIME
       Pu
       P5
                TOTAL ELAPSED TIME
       26
                TOTAL WAIT TIME
       P7
                SERVICE TIME
       P 11
               PEEUG
 NTXN EQU
                      01,X
                                     NUMBER OF TXNS PROCESSED
                                     EXECUTION TIME OF ALL TXNS QUEUE TIME OF ALL TXNS
SUNX EOU
SUNO EQU
                      02,1
                      03,X
 SUNW EQU
                                     ELAPSED TIME OF ALL TIMS
                      04, X
                                     DEGREE OF CPU MULTIPLEOGRAMMING
                      05,X
 MAINP EQU
 REEAD EQU
                      06.X
                                     PARTS IN THOUSAND OF READ TXNS
                                     PARTS IN THOUSAND OF WRITE TXNS
 BUPIT EQU
                      07,X
PIN1 EQU
PIN2 EQU
                      X,80
                                     PROB OF FINDING READ DATA IN L(1)
PROB OF FINDING READ DATA IN L(2)
PROB OF FINDING READ DATA IN L(3)
                      09.X
                       10 , X
 PIN3 EQU
                                     PROB OF OVERFLOW FROM L(1)
PROB OF OVERFLOW FROM L(2)
PROB OF OVERFLOW FROM L(3)
 POV1 EQU
                       11, X
 POV2 EQU
POV3 EQU
                      12.X
                       13, X
         MAXIMUM DATA QUEUE LENGTHS
 DX#11 EQU
                       14 , X
                      15,X
 DYR11 EQU
 DE 812 EQU
                       16, X
 DYB12 EQU
```

DX H13 EQU 18,X DY H13 EQU 20,X DY H21 EQU 21,X DX H22 EQU 21,X DX H22 EQU 22,X DX H22 EQU 22,X DX H22 EQU 23,X DX H31 EQU 25,X DX H32 EQU 26,X DY H32 EQU 27,X KX H1 EQU 29,X KX H2 EQU 30,X KX H3 EQU 31,X KX H3 EQU 31,X KX H3 EQU 33,X KX H3 EQU 33,X KX H3 EQU 33,X KX H3 EQU 34,X RY H3 EQU 35,X RY H3 EQU 37,X ** ** ** ** ** ** ** ** **	IILE.	15351 13	1000 02	CONTENSATIONAL MONITOR
DEM13 2QU 19,X DEM21 EQU 20,X DEM21 EQU 21,X DEM22 EQU 21,X DEM31 EQU 22,X DEM31 EQU 24,X DEM31 EQU 25,X DEM31 EQU 26,X DEM32 EQU 26,X DEM32 EQU 26,X DEM32 EQU 27,X KEM1 EQU 29,X KEM1 EQU 29,X KEM2 EQU 30,X KEM3 EQU 31,X KEM3 EQU 31,X KEM3 EQU 34,X REM3 EQU 33,X REM3 EQU 34,X REM3 EQU 37,X ** ** ** ** ** ** ** ** **				
DEM13 2QU 19,X DEM21 EQU 20,X DEM21 EQU 21,X DEM22 EQU 21,X DEM31 EQU 22,X DEM31 EQU 24,X DEM31 EQU 25,X DEM31 EQU 26,X DEM32 EQU 26,X DEM32 EQU 26,X DEM32 EQU 27,X KEM1 EQU 29,X KEM1 EQU 29,X KEM2 EQU 30,X KEM3 EQU 31,X KEM3 EQU 31,X KEM3 EQU 34,X REM3 EQU 33,X REM3 EQU 34,X REM3 EQU 37,X ** ** ** ** ** ** ** ** **	DY #13	Foit	10 7	
DXE21 EQU			19.7	
DYE21 EQU 22,X DYM22 EQU 22,X DYM31 EQU 24,X DYM31 EQU 25,X DYM32 EQU 27,X KXM1 EQU 28,X KYM1 EQU 29,X KXM1 EQU 29,X KXM2 EQU 30,X KYM3 EQU 31,X KXM3 EQU 33,X RXM3 EQU 33,X RXM3 EQU 35,X RXM3 EQU 37,X CUPPENT LENGTHS OF DATA QUEUES DYL11 EQU 38,X DYL11 EQU 38,X DYL11 EQU 44,X DYL12 EQU 41,X DYL13 EQU 43,X DYL13 EQU 43,X DYL13 EQU 43,X DYL13 EQU 44,X DYL13 EQU 44,X DYL13 EQU 46,X DYL13 EQU 46,X DYL13 EQU 46,X DYL13 EQU 46,X DYL13 EQU 47,X DYL13 EQU 46,X DYL13 EQU 46,X DYL13 EQU 46,X DYL13 EQU 46,X DYL13 EQU 47,X DYL13 EQU 46,X DYL13 EQU 47,X DYL13 EQU 47,X DYL13 EQU 48,X DYL13 EQU 49,X DYL13 EQU 49,X DYL13 EQU 50,X DYL12 EQU 51,X KXL1 EQU 52,X KXL1 EQU 52,X KXL1 EQU 53,X KXL1 EQU 53,X KXL1 EQU 54,X KXL1 EQU 55,X	*	240	1774	
DYE21 EQU 22,X DYM22 EQU 22,X DYM31 EQU 24,X DYM31 EQU 25,X DYM32 EQU 27,X KXM1 EQU 28,X KYM1 EQU 29,X KXM1 EQU 29,X KXM2 EQU 30,X KYM3 EQU 31,X KXM3 EQU 33,X RXM3 EQU 33,X RXM3 EQU 35,X RXM3 EQU 37,X CUPPENT LENGTHS OF DATA QUEUES DYL11 EQU 38,X DYL11 EQU 38,X DYL11 EQU 44,X DYL12 EQU 41,X DYL13 EQU 43,X DYL13 EQU 43,X DYL13 EQU 43,X DYL13 EQU 44,X DYL13 EQU 44,X DYL13 EQU 46,X DYL13 EQU 46,X DYL13 EQU 46,X DYL13 EQU 46,X DYL13 EQU 47,X DYL13 EQU 46,X DYL13 EQU 46,X DYL13 EQU 46,X DYL13 EQU 46,X DYL13 EQU 47,X DYL13 EQU 46,X DYL13 EQU 47,X DYL13 EQU 47,X DYL13 EQU 48,X DYL13 EQU 49,X DYL13 EQU 49,X DYL13 EQU 50,X DYL12 EQU 51,X KXL1 EQU 52,X KXL1 EQU 52,X KXL1 EQU 53,X KXL1 EQU 53,X KXL1 EQU 54,X KXL1 EQU 55,X	DXH21	EOU	20.X	
DXN22 EQU 23,X DXN31 EQU 24,X DYN31 EQU 25,X DYN32 EQU 25,X DYN32 EQU 27,X KXM1 EQU 28,X KXM1 EQU 29,X KXM2 EQU 30,X KXM2 EQU 30,X KXM3 EQU 31,X KXM3 EQU 31,X KXM3 EQU 33,X RXM3 EQU 34,X RYM3 EQU 35,X RXM3 EQU 36,X RYM3 EQU 37,X *** *** *** *** *** *** ***				
DIR31 EQU 24,X DYN31 EQU 25,X DXN32 EQU 27,X KXM1 EQU 28,X KYM1 EQU 29,X KXM2 EQU 30,X KXM3 EQU 31,X KXM3 EQU 33,X RXM3 EQU 33,X RXM3 EQU 33,X RXM3 EQU 35,X RXM3 EQU 37,X *** *** *** *** *** *** ***				
DIM31 EQU 24,X DYM32 EQU 25,X DYM32 EQU 26,X DYM32 EQU 27,X KXM1 EQU 28,X KYM1 EQU 29,X KXM2 EQU 30,X KYM3 EQU 31,X KXM3 EQU 32,X KYM3 EQU 33,X BXM2 EQU 34,X BYM3 EQU 35,X RXM3 EQU 37,X CUPPENT LENGTHS OF DATA QUEUES DXL11 EQU 38,X DYL11 EQU 38,X DYL11 EQU 40,X DYL12 EQU 40,X DYL12 EQU 41,X DYL13 EQU 43,X DYL13 EQU 43,X DYL13 EQU 43,X DYL13 EQU 43,X DYL13 EQU 44,X DYL13 EQU 45,X DYL22 EQU 46,X DYL23 EQU 46,X DYL23 EQU 46,X DYL23 EQU 46,X DYL24 EQU 46,X DYL25 EQU 46,X DYL25 EQU 46,X DYL25 EQU 46,X DYL25 EQU 55,X KXL1 EQU 52,X KXL1 EQU 52,X KXL1 EQU 53,X KXL2 EQU 54,X KXL2 EQU 55,X				
DYM31 EQU 25,X DYM32 EQU 26,X DYM32 EQU 26,X DYM32 EQU 27,X KXM1 EQU 28,X KYM1 EQU 29,X KXM2 EQU 30,X KYM2 EQU 31,X KXM3 EQU 32,X KYM3 EQU 34,X RYM3 EQU 34,X RYM3 EQU 35,X RXM3 EQU 36,X RYM3 EQU 37,X CURRENT LENGTHS OF DATA QUEUES DYL11 EQU 38,X DYL11 EQU 39,X DYL11 EQU 39,X DYL11 EQU 41,X DYL12 EQU 41,X DYL13 EQU 41,X DYL13 EQU 45,X DYL12 EQU 46,X DYL12 EQU 46,X DYL13 EQU 46,X DYL13 EQU 46,X DYL14 EQU 47,X DYL15 EQU 46,X DYL15 EQU 46,X DYL16 EQU 46,X DYL17 EQU 45,X DYL17 EQU 45,X DYL18 EQU 46,X DYL18 EQU 46,X DYL19 EQU 50,X DYL19 EQU 50,X DYL19 EQU 50,X DYL19 EQU 50,X KXL1 EQU 52,X KXL1 EQU 53,X KXL2 EQU 54,X KXL2 EQU 54,X KXL2 EQU 55,X				
DXM32 PQU 26,X DTH32 EQU 28,X KXH1 EQU 28,X KYH1 EQU 29,X KXH2 EQU 30,X KXH2 EQU 31,X KXH3 EQU 32,X KXH3 EQU 33,X EXH2 EQU 34,X EXH2 EQU 34,X EXH2 EQU 37,X EXH2 EQU 34,X EXH2 EQU 37,X EXH2 EQU 34,X EXH2 EQU 37,X EXH2 EQU 34,X EXH3 EQU 36,X EXH3 EQU 37,X EXH2 EQU 40,X EXH3 EQU 40,X EXH3 EQU 40,X EXH3 EQU 40,X EXH3 EQU 41,X EXH3 EQU 41,X EXH3 EQU 41,X EXH3 EQU 43,X EXH4 EQU 44,X EXH4 EQU 45,X EXH4 EQU 46,X EXH4 EQU 52,X EXH4 EQU 54,X EXH4 EQU 52,X EXH4 EQU 55,X	DIM31	EQU	24,X	
NY NY NY NY NY NY NY NY			25,X	
RX EQU				
RX H EQU		EQU	27, X	*
NY NY NY NY NY NY NY NY				
XX82			28,X	
XX XX XX XX XX XX XX X		EQU	29,X	
XYM3		200	20. *	
KIN3 EQU 32,X KYN3 EQU 33,X RXN2 EQU 34,X RYN3 EQU 35,X RXN3 EQU 36,X RYN3 EQU 37,X CUPPENT LENGTHS OF DATA QUEUES DYL11 EQU 38,X DYL11 EQU 39,X DXL12 EQU 40,X DYL13 EQU 41,X DYL13 EQU 41,X DYL13 EQU 43,X DYL13 EQU 43,X DYL12 EQU 44,X DYL22 EQU 46,X DYL22 EQU 48,X DYL31 EQU 49,X DYL31 EQU 49,X DYL31 EQU 49,X DYL32 EQU 46,X DYL32 EQU 50,X DYL32 EQU 50,X DYL32 EQU 50,X CXL1 EQU 53,X KXL1 EQU 52,X KXL1 EQU 53,X KXL2 EQU 54,X KXL2 EQU 54,X KXL2 EQU 55,X				
XYH3		200	31,4	
RYN3 EQU 33, X RXM2 EQU 35, X RXM3 EQU 36, X RYM3 EQU 36, X RYM3 EQU 37, X CURPENT LENGTHS OF DATA QUEUES DXL11 EQU 38, X DYL11 EQU 39, X DXL12 EQU 40, X DYL12 EQU 41, X DXL13 EQU 43, X DXL21 EQU 43, X DXL21 EQU 44, X DXL21 EQU 45, X DXL22 EQU 46, X DYL22 EQU 46, X DYL23 EQU 46, X DYL24 EQU 46, X DYL25 EQU 46, X DYL26 EQU 46, X DYL27 EQU 48, X DXL31 EQU 48, X DXL31 EQU 49, X DXL31 EQU 49, X DXL31 EQU 50, X DXL31 EQU 50, X DXL31 EQU 50, X RXL2 EQU 54, X RXL2 EQU 54, X RXL2 EQU 54, X RXL2 EQU 54, X RXL2 EQU 55, X		FOR	77 7	
RX H2 EQU 35, X RX H3 EQU 36, X RX H3 EQU 37, X CURRENT LENGTHS OF DATA QUEUES DXL11 EQU 38, X DXL11 EQU 39, X DXL12 EQU 40, X DYL12 EQU 41, X DYL13 EQU 42, X DYL13 EQU 43, X DXL21 EQU 44, X DXL21 EQU 44, X DXL21 EQU 44, X DXL21 EQU 46, X DXL22 EQU 46, X DXL22 EQU 46, X DXL31 EQU 48, X DXL31 EQU 49, X DXL31 EQU 49, X DXL31 EQU 49, X DXL31 EQU 50, X DXL32 EQU 50, X DXL32 EQU 50, X RXL2 EQU 53, X KXL1 EQU 52, X KXL2 EQU 54, X KXL2 EQU 54, X KXL2 EQU 55, X			33. Y	
RYH2 EQU 35,X RXM3 EQU 36,X RYH3 EQU 37,X CURRENT LENGTHS OF DATA QUEUES DXL11 EQU 38,X DYL11 EQU 40,X DYL12 EQU 40,X DYL12 EQU 41,X DYL13 EQU 43,X DXL11 EQU 43,X DXL21 EQU 44,X DYL13 EQU 45,X DYL21 EQU 46,X DYL21 EQU 46,X DYL22 EQU 50,X DYL31 EQU 50,X DYL32 EQU 50,X DYL32 EQU 50,X KXL1 EQU 52,X KXL1 EQU 53,X KXL2 EQU 54,X KXL2 EQU 54,X KXL2 EQU 55,X	*	-60	33,7	
RYH2 EQU 35,X RXM3 EQU 36,X RYH3 EQU 37,X CURRENT LENGTHS OF DATA QUEUES DXL11 EQU 38,X DYL11 EQU 40,X DYL12 EQU 40,X DYL12 EQU 41,X DYL13 EQU 43,X DXL11 EQU 43,X DXL21 EQU 44,X DYL13 EQU 45,X DYL21 EQU 46,X DYL21 EQU 46,X DYL22 EQU 50,X DYL31 EQU 50,X DYL32 EQU 50,X DYL32 EQU 50,X KXL1 EQU 52,X KXL1 EQU 53,X KXL2 EQU 54,X KXL2 EQU 54,X KXL2 EQU 55,X	RIM2	FOU	34.Y	
RXM3 EQU 36.X RYM3 EQU 37.X ***CURRENT LENGTHS OF DATA QUEUES *** DXL11 EQU 38.X DYL11 EQU 39.X DXL12 EQU 40.X DYL12 EQU 41.X DXL13 EQU 42.X DYL13 EQU 43.X *** DXL21 EQU 44.X DYL21 EQU 45.X DXL22 EQU 46.X DYL22 EQU 46.X DYL22 EQU 47.X *** DXL31 EQU 48.X DYL31 EQU 48.X DYL31 EQU 49.X DXL32 EQU 50.X DYL32 EQU 50.X KXL1 EQU 52.X KXL1 EQU 52.X KXL1 EQU 53.X KXL2 EQU 54.X KXL2 EQU 54.X KXL2 EQU 55.X			35.X	
######################################	•			
CURRENT LENGTHS OF DATA QUEUES DXL11 EQU 38,X DYL11 EQU 39,X DXL12 EQU 40,X DYL12 EQU 41,X DYL13 EQU 43,X DXL21 EQU 44,X DYL13 EQU 44,X DYL21 EQU 46,X DYL22 EQU 46,X DYL22 EQU 46,X DYL22 EQU 47,X DXL31 EQU 48,Y DYL31 EQU 49,X DYL31 EQU 49,X DYL31 EQU 50,X DYL32 EQU 50,X DYL32 EQU 50,X DYL32 EQU 53,X KXL1 EQU 52,X KXL1 EQU 53,X KXL2 EQU 54,X KYL2 EQU 55,X	REER	EQU	36,X	
DXL11 EQU 38.X DYL11 EQU 39.X DXL12 EQU 40.X DYL12 EQU 41.X DXL13 EQU 43.X DXL21 EQU 44.X DYL13 EQU 45.X DXL22 EQU 46.X DYL22 EQU 46.X DYL22 EQU 47.X DXL31 EQU 49.X DYL31 EQU 49.X DYL31 EQU 50.X DYL32 EQU 50.X DYL32 EQU 50.X DYL32 EQU 50.X DYL32 EQU 53.X KXL1 EQU 52.X KYL1 EQU 53.X KXL2 EQU 55.X	RY H3	EQU	37.X	
DXL11 EQU 38.X DYL11 EQU 39.X DXL12 EQU 40.X DYL12 EQU 41.X DXL13 EQU 43.X DXL21 EQU 44.X DYL13 EQU 45.X DXL22 EQU 46.X DYL22 EQU 46.X DYL22 EQU 47.X DXL31 EQU 49.X DYL31 EQU 49.X DYL31 EQU 50.X DYL32 EQU 50.X DYL32 EQU 50.X DYL32 EQU 50.X DYL32 EQU 53.X KXL1 EQU 52.X KYL1 EQU 53.X KXL2 EQU 55.X				
DXL11 EQU 38.X DYL11 EQU 39.X DXL12 EQU 40.X DYL12 EQU 41.X DXL13 EQU 43.X DXL21 EQU 44.X DYL13 EQU 45.X DXL22 EQU 46.X DYL22 EQU 46.X DYL22 EQU 47.X DXL31 EQU 49.X DYL31 EQU 49.X DYL31 EQU 50.X DYL32 EQU 50.X DYL32 EQU 50.X DYL32 EQU 50.X DYL32 EQU 53.X KXL1 EQU 52.X KYL1 EQU 53.X KXL2 EQU 55.X	******	********	********************	******************
DXL11 EQU 38.X DYL11 EQU 39.X DXL12 EQU 40.X DYL12 EQU 41.X DYL13 EQU 43.X DYL13 EQU 43.X DXL21 EQU 44.X DYL21 EQU 45.X DXL22 EQU 46.X DYL22 EQU 46.X DYL22 EQU 47.X DXL31 EQU 48.X DYL31 EQU 49.X DYL31 EQU 49.X DYL32 EQU 50.X DYL32 EQU 50.X DYL32 EQU 53.X KXL1 EQU 52.X KYL1 EQU 53.X KXL2 EQU 54.X KYL2 EQU 55.X			GTHS OF DATA QUEUES	
DYL11 EQU 39,X DXL12 EQU 40,X DYL12 EQU 41,X DYL13 EQU 42,X DYL13 EQU 43,X DXL21 EQU 44,X DYL21 EQU 45,X DXL22 EQU 46,X DYL22 EQU 46,X DYL22 EQU 47,X DXL31 EQU 48,X DYL31 EQU 49,X DXL32 EQU 50,X DYL32 EQU 50,X DYL32 EQU 51,X KXL1 EQU 52,X KYL1 EQU 53,X KXL2 EQU 54,X KYL2 EQU 55,X	******	*********	***************************************	***************************************
DYL11 EQU 39,X DXL12 EQU 40,X DYL12 EQU 41,X DYL13 EQU 42,X DYL13 EQU 43,X DXL21 EQU 44,X DYL21 EQU 45,X DXL22 EQU 46,X DYL22 EQU 46,X DYL22 EQU 47,X DXL31 EQU 48,X DYL31 EQU 49,X DXL32 EQU 50,X DYL32 EQU 50,X DYL32 EQU 51,X KXL1 EQU 52,X KYL1 EQU 53,X KXL2 EQU 54,X KYL2 EQU 55,X		2011	20 4	
DXL12 EQU 40,X DYL12 EQU 41,X DXL13 EQU 42,X DYL13 EQU 43,X DXL21 EQU 44,X DYL21 EQU 46,X DXL22 EQU 46,X DYL22 EQU 47,X DXL31 EQU 48,X DYL31 EQU 49,X DXL32 EQU 50,X DYL32 EQU 51,X KXL1 EQU 52,X KYL1 EQU 53,X KXL2 EQU 54,X KYL2 EQU 55,X				
DYL12 EQU 41,X DXL13 EQU 42,X DYL13 ZQU 43,X DXL21 EQU 44,X DYL21 EQU 45,X DXL22 EQU 46,X DYL22 EQU 46,X DYL22 EQU 47,X DXL31 EQU 48,X DYL31 EQU 49,X DXL32 EQU 50,X DYL32 EQU 51,X KXL1 EQU 52,X XYL1 EQU 53,X KXL2 EQU 54,X KXL2 EQU 55,X				
DXL13 EQU 43,X DXL21 EQU 44,X DYL21 EQU 45,X DXL22 EQU 46,X DYL22 EQU 46,X DYL22 EQU 47,X DXL31 EQU 49,X DYL31 EQU 49,X DYL32 EQU 50,X DYL32 EQU 51,X KXL1 EQU 52,X KYL1 EQU 53,X KXL2 EQU 54,X KYL2 EQU 55,X				
DYL13 ZQU 43,X DXL21 EQU 44,X DYL21 ZQU 45,X DXL22 EQU 46,X DYL22 EQU 47,X DXL31 EQU 48,X DYL31 EQU 49,X DXL32 EQU 50,X DYL32 EQU 50,X DYL32 EQU 51,X KXL1 EQU 52,X KYL1 EQU 53,X KXL2 EQU 55,X				
DXL21 EQU 44,X DYL21 EQU 45,X DXL22 EQU 46,X DYL22 EQU 47,X DXL31 EQU 48,Y DYL31 EQU 49,X DXL32 EQU 50,X DYL32 EQU 51,X KXL1 EQU 52,X KYL1 EQU 53,X KXL2 EQU 54,X KYL2 EQU 55,X				
DYL21 EQU 45.X DXL22 EQU 46.X DYL22 EQU 47.X DXL31 EQU 48.X DYL31 EQU 49.X DXL32 EQU 50.X DYL32 EQU 51.X KXL1 EQU 52.X XYL1 EQU 53.X KXL2 EQU 54.X KYL2 EQU 55.X		-		
DYL21 EQU 45.X DXL22 EQU 46.X DYL22 EQU 47.X DXL31 EQU 48.X DYL31 EQU 49.X DXL32 EQU 50.X DYL32 EQU 51.X KXL1 EQU 52.X KYL1 EQU 53.X KXL2 EQU 54.X KYL2 EQU 55.X	DXL21	EQU	44,X	
DYL22 EQU 47,X DXL31 EQU 48,X DYL31 EQU 49,X DXL32 EQU 50,X DYL32 EQU 51,X KXL1 EQU 52,X KYL1 EQU 53,X KXL2 EQU 54,X KYL2 EQU 55,X	DYL21	530		
DXL31 EQU 48.X DYL31 EQU 49.X DXL32 EQU 50.X DYL32 EQU 51.X KXL1 EQU 52.X KYL1 EQU 53.X KXL2 EQU 54.X KYL2 EQU 55.X				
DYL31 EQU 49,X DXL32 EQU 50,X DYL32 EQU 51,X KXL1 EQU 52,X KYL1 EQU 53,X KXL2 EQU 54,X KYL2 EQU 55,X	DY L22	E52	47,X	
DYL31 EQU 49,X DXL32 EQU 50,X DYL32 EQU 51,X KXL1 EQU 52,X KYL1 EQU 53,X KXL2 EQU 54,X KYL2 EQU 55,X	•			
DXL32 EQU 50.X DYL32 EQU 51.X KXL1 EQU 52.X KYL1 EQU 53.X KXL2 EQU 54.X KYL2 EQU 55.X				
NX				
KXL1 EQU 52.X KYL1 EQU 53.X KXL2 EQU 54.X KYL2 EQU 55.X				
XYL1 EQU 53,X KXL2 EQU 54,X KYL2 EQU 55,X	DYLJZ	EQU	51,X	
XYL1 EQU 53,X KXL2 EQU 54,X KYL2 EQU 55,X		2011	63 •	
KXL2 EQU 54,X KYL2 EQU 55,X			67 7	
KYL2 EQU 55,X	YILLI	240	33,1	
KYL2 EQU 55,X	ETT 2	FOR	54.Y	
	* ****	240	,,,	

PILE: GPSS1 VS 1JOB D2

```
VS1J08 D3
                                           CONVERSATIONAL MONITOR SYSTEM
FILE: GPSS1
 KIL3 EQU
                 56,X
                 57,X
BIL2 EQU
                 58.X
                 59,1
               60,X
61,I
RYL3 EQU
RYL3 EQU
***********************************
* SERVICE TIMES OF DEVICES, BUSES, PROCESSORS
DEX 11 EQU
                 62,X
                            L(1) STORAGE SERVICE TIME
 DEX 12 EQU
                 63,X
 DEX 13 EQU
                 64.X
                 65,X
DEX21 EQU
                           L(2) STORAGE SERVICE TIMES
 DEX 22 EQU
                 66.X
DEX 31 EQU
                 67.X
                            L(3) STORAGE SERVICE TIMES
 DEX 32 EQU
                 68,X
 BEXD1 EQU
                 69.X
                            BOS SERV TIME L(1)
                 70 .X
                            BUS SERV. TIME L (2)
BUS SERV. TIME L (3)
 BEXD2 EQU
BEXM EQU
                 71.X
                 72.X
                            BUS SERV. TIME FOR MSG
KEX EQU
PEX EQU
                            LEVEL CONTROLLER (K) SERVICE TIME
                 73.X
                            MEMORY REQUEST PROCESSOR (R) SERVICE TIME
                 74 . X
 TIMER EQU
VARAIBLE DEFINITIONS
MRESP FVARIABLE (X3SUMW/XSNTXN)
                                           MEAN RESPONSE TIME
                                           TXN ELAPSED TIME
TXNW VARIABLE
                 23-22
TINO VARIABLE
                 P3-P2-24
                                           TEN HAIT TIME
 TXNX VARIABLE
                 24
 RTOR BYARIABLE (X3KXL1'L'X5KXM1) * (X3KXL2'L'X$KXM2) *PNUSGBUS
                 (X SDY L11'L'X SDY X1 1) + FNUS DRP11
 BVAT
      BVAPIABLE
                 (XSKXL1'L'XSKXM1) *? NUSLBUS1
 BVA2 BVARIABLE
                 (X30YL21'L'X30Y #21) * FNUSDEP21
 BVA3 BVARIABLE
 BV A21 BV ARIABLE
                 (X$DYL22'L'X$DYM22) #789$D8922
 BVA4 BVARIABLE (XSKXL2'L'XSKXM2) *PMUSLBUS2
 BVAS BVARIABLE (X5KYL2'L'X5KYM2) *FMUSKRP2
                 (XSKXL1'L'XSKXM1) *FNOSGBUS
 BVA6 SYARIABLE
      BYARIABLE (XSDXL11'L'XSDXX11) *FNUSLBUS1
 BY A7
 BV A8
      BVAFIABLE
                 (X 3DY L3 1 ' L ' X 3DY 33 1) * FNUSDR23 1
 BVA22 BVAPIABLE (XSDYL32'L'XSDYM32) *FNUSDEP32
                 (X SKX L3 . L . X SKX M3) + F MUS L3 US3
 BVA9 BVARIABLE
                 (X3KYL3'L'X5KYM3) *FNUSKRP3
 BYATO BYARIABLE
 BVA11 BVARIABLE (X SFX L2' L'X SFX M2) *FNGS LBGS2
 BVA12 BVARIABLE
                 (XSRYL2'L'XSRYM2) *FNUSRRP2
 BY A13 BY AR IABLE
                 (X SDX L21 'L'X SDX M21) *FNUSLBUS2
 BYA23 BYARIABLE (XSDXL22'L'XSDXM22) *PNUSLBUS2
```

THIS PAGE IS BEST QUALITY PRACTICALLY PROM OUTY PAGE ISHED TO DDC

```
FILE: GPSS1 VS1JOB D4
```

```
BVA14 DVARIABLE (X$KYL1'L'X$KYM1) *PNU$KRP1
BVA15 BVARIABLE (X$KXL2'L'X$KXM2) *FNU$GBUS
BVA16 BVARIABLE (X$KXL3'L'X$KXM3) *FNU$GBUS
BVA17 BVARIABLE (X$FXL3'L'X$FXM3) *FNU$GBUS
BVA19 BVARIABLE (X$FXL3'L'X$FXM3) *FNU$GBUS
BVA24 BVARIABLE (X$FXL3'L'X$FXM3) *FNU$GBUS
BVA20 BVARIABLE (X$KYL1'L'X$FXM32) *FNU$GBUS3
BVA20 BVARIABLE (X$KYL1'L'X$KYM1) *FNU$KRP1
```

• QTABLE DEFINITIONS - DISTRIBUTIONS OF QUEUE LENGTHS •

* PUNCTION DEPINITIONS

WICHW FUNCTION P1,D3 2,WWW 11/3, WWW 12/4, WWW 13

WICHA FUNCTION P1,D3 2,AAA11/3,AAA12/4,AAA13

* TABLE DEFINITIONS - DISTRIBUTIONS OF TXN ELAPSED TIME, * WAIT TIME

TXNW TABLE VSTXNW, 100, 100, 100
TXNO TABLE VSTXNQ, 100, 100, 100
TXNX TABLE VSTXNX, 100, 100, 100

INITIALIZE CONSTANTS

XS MAXMP, 20 INITIAL DEGREE OF MULTIPROGRAMMING OF A CPU % READ TXN X SHREAD, 700 INITIAL X3 NWE IT, 300 INITIAL PROB OF FINDING READ DATA IN L (1) INITIAL XSPIN1,4GO X3PIN2,400 PROB OF NOT IN L(1) AND IN L(2) INITIAL PROB OF FINDING DATA IN L(3) PROB OF OVERFLOW FROM L(1) PROB OF OVERFLOW FROM L(2) X\$PIN3, 1000 INITIAL X\$PCV1,500 X\$PCV2,500 INITIAL INITIAL INITIAL ISDX #11, 10 MAXIMUM DATA QUEUE LENGTH

> HIS PAGE IS BEST QUALITY PRACTICABLE FROM GULY PARMISHED TO DDC

.

```
* HACRO -UTX
**************************
UTI
      STARTMACEO
               .
      SEIZE
      DEPART
                *B
      ASSIGN
                4+, $C
                7, *C
      ASSIGN
      ADVANCE
      RELEASE
                ..
      ENDNACEO
****************************
```

THIS PAGE IS BEST QUALITY PRACTICABLE FROM GOTY PURPLISHED TO DDC

```
HACRO - UQTQ
UQTQ STARTMACRO
      QUEUE
      SEIZE
                  # B
      DEPART
                  * 1
                  4+, +0
      ASSIGN
               7.4D
      ASSIGN
      ADVANCE
      RELEASE
                  .3
      QUEUE
                   #C
      ENDMACRO
  MACRO - UQT
UQT
      STARTMACRO
      QUEUE
      SEIZE
                  13
      DEPART
                   * 1
                  4+,$C
7,$C
P7
      ASSIGN
      ASSIGN
      ADVANCE
      RELEASE
                   ..
      ENDS ACRO
  MACRO - UQDQ
UQDO STARTMACRO
      GUEUE
      TEST E #G,1
SAVEVALUE #D,1
                  #G,1
      SZIZE
                  # E
      DEPART
                  # A
      SAVEVALUE #8,1
                  4+,$2
7,$P
P7
      ASSIGN
ASSIGN
      ADVANCE
                   $E
      RELEASE
      QUEUE
                   #C
      ENDNACRO
```

VS 1J OB

06

PILE: GPSS1

THIS PAUL IS BELL QUALITY PRACTICABLE

TRANSFER .XSNREAD, WWW1, RER1 READ OR WRITE TXN? * READ TXN PROM CPU1 * ******************* BRR1 QUEUE DIQ11 SEIZE DRP11 READ TXN DEPART DIQ11 RESET PRIORITY PRIORITY 0 TIME FOR DIRECTORY SEARCH ASSIGN 4+,XSREX 7. XSREX ASSIGN ADVANCE P7 RELEASE DRP11
TRANSFER .XSPIN1,NIN11,IND11 IS DATA IN L(1)? * READ TXN FROM CPU1 * IS SATISFIED IN L(1) * IND11 ASSIGN 11,0 * READ DATA FROM D11 * DIQ11, DRP11, XSDEX11 UOT MACRO * USE PINI MACEO * THE TXN IS COMPLETED * ***************** PINI MACRO THE TIN BECOMES A NEW TIN TRANSPER , STAR 1 * READ TIN FROM CPUT IS *
* NOT SATISFIED IN L(1) * NIN11 QUEUE DOQ11 * USE UTX TO USE *
* THE LCCAL BUS LBUS1 * ********************** UTX HACRO LBUST, DOQ11, XSBEXN GO TO COMMON CODE FOR READ TRANSFER ,COMR ***************** • WRITE TXN FROM CPU1 * WWW1 QUEUE DIQ11 D11 OUT QUEUE AND DRP PREE? TEST E BVSBVA1, 1 SAVEVALUE DYL11+,1 SAVE SPACE IN OUT Q SEIZE DRP11

FILE: GPSS1 VS1JOB D8

PRIORITY

DEPART

O DIQ11

- 67 -

RESET PRIORITY

```
CONVERSATIONAL MONITOR SYSTEM
PILE: GPSS1 VS1JOB D4
                4+,X$DEX11
7,X$DEX11
      ASSIGN
                                   TIME POR WRITING DATA
      ASSIGN
      ADVANCE P7
RELEASE DRP11
SPLIT 1, STB1
                                   CREATE A STORE-BEHIND TXN
***********
* WRITE TXN IS COMPLETED* .
 FINI MACRO
TRANSPER , STAR 1
                                   BECOMES A NEW TXN PROM CPU1
* STORE-BEHIND TXN
***** *** *** ********
STB1 QUEUE DYO11
                                  PUT TXN IN DATA QUEUE
      TEST E BV SB VA 2, 1
SAVEVALUE KXL1+, 1
                                 K1 IN-Q AND LBUS1 PREE ? RESERVE SPACE IN IN-Q
* USE LBUST TO SEND TXN *
* FROM D11 TO K1
****************
      MACFO LBUS1,DYQ11,X$BEXD1

SAVEVALUE DYL11-,1 RELEASE SPACE IN D11
TRANSPER ,COMW TO COMMON CODE FOR WRITE
 UTX MACFO
*****************
+ COMECN CODE FOR
. READ TO LOWER LEVELS .
. JOINED BY ALL CPUS
*********
COMR ASSIGN
                11,0
                                 DUMMY STATEMENT
* USE K1 *
 UQTO MACRO KIQ1, KRP1, KQQ1, X$KEX
****************
* USE GLOBAL BUS GBUS
**********
UTX MACRO GBUS, KOQ1, X$BEXM
* USE K2
******************
 UQTO MACRO KIQ2, KRP2, KQ2, XSKEX
. USE LOCAL BUS LBUS2
*******************
 UTX MACRO
                LBUS2, KOQ2, XSBEXH
* USE R2 TO SEE IF DATA *
* IS IN L(2)
```

UQT HACBO BIQ2, RRP2, XSREX

```
TRANSPER .XSPIN2, NIN2, INL2 IS DATA IN L(2)?
* DATA IS NOT POUND IN *
* L(2)
 NIN2 QUEUE
              ROQ2
*****************
* USE LBUS2 SEND TXN TO *
* K2
******************
UTX MACRO LBUS2, ROQ2, XSBEXM
SERVICED BY K2
" UGTO MACRO KIQ2, KPP2, KOQ2, X5KEX
* USE GBUS SEND TXN TO *
* K3 *
UTX MACRO GBUS, KOQ2, XSDEXM
* SERVICED BY K3 *
UQTO MACPO KIQ3,KRP3,KOQ3,X$KEX
* USE LBUS3 SEND TXN TO *
UTX MACRO LNUS3,KOQ3,X$BEXM
* SEARCH DIRECTORY IN *
* R3 FOR DATA
     MACRO RIQ3,RRP3,XSREY
TPANSPER ,INL3 DATA IS IN L(3)
UQT HACRO
* DATA IS FOUND IN L(2), READ THE *
* DATA AND SEND IT UP TO L(1) *
INL2 QUEUE ROQ2
* SEND TXN TO DEVICE *
* VIA LBUS2
UTX MACRO LBUS2, ROQ2, X3BEXM
• IS DATA IN D11 CR D12?
```

FILE: GPSS1 VS1JOB DIO

PILE: GPSS1 VS1JOB DII

TRANSFER .5,RRR21,RRR22

* DATA IS IN D11 *

RRR21 QUEUE DIQ21 QUEUZ TO RETRIEVE DATA
TEST E BV\$BVA3,1 D21 QUT-Q AND DRP21 FREE?
SAVEVALUE DYL21+,1 SAVE SPACE IN D21 QUT-Q

* USE D21 TO RETRIEVE * THE DATA *

UTX MACRO DRP21, DIQ21, X3DEX21 RETRIEVE THE DATA QUEUE DYQ21 PUT DATA IN SLOT

TEST E BV\$BVA4,1 K2 IN-Q AND LBUS2 FREE? SAVEVALUE KXL2+,1 RESERVE K2 IN-Q SLOT

• USE LBUS2 SEND DATA TO • K2

UTX MACRO LBUS2, DYQ21, X\$BEXD1

SAVEVALUE DYL21-,1 RELEASE SLOT IN D21 OUT-QUEUE TRANSFER , RTF2 TO CODE FOR READ-THROUGH FROM L(2)

* DATA IS IN D22 *

RRE22 QUEUE DIQ22
TEST E BV58421,1
SAVEVALUE DYL22+,1

UTX MACRO DRP22, DIQ22, XSDEX22

QUEUE DYQ22 TEST E BV53VA4,1 SAVEVALUE KXL2+,1

UTX MACRO LBUS2,DYQ22,X\$BEXD1

SAVEVALUE DYL22-,1 TRANSFER , RTF2

* READ THROUGH FROM LEVEL L(2) *

RTT2 ASSIGN 11,0

FILE: GPSS1 VS 1JOB DI2

********** * SERVICED BY K2 **********************

UQDQ MACRO KXQ2, KXL2-, KYQ2, KYL2+, KRP2, X\$KEX, BV\$BVA5

TEST E BYSDVA6,1 K1 IN-Q AND GBUS FREE? SAVEVALUE KXL1+,1 RESERVE K1 IN-Q SLOT

* USE GBUS TO SEND DATA TO* * K1 ******************

UTX MACRO GBUS, KYQ2, X\$BEXD1 SAVEVALUE KYL2-, 1 RELEASE SLOT IN K2

******************** * STORE DATA INTO L(1) AS A RESULT* . OF READ-THROUGH

STOR1 ASSIGN 11,0

**************** * SERVICED BY K1 *

UQD MACRO KXQ1, KXL1-, KYL1+, KRP1, XSKEX, BV \$BVA20

* SEND TO D11 08 D12

SPLIT 1, PNSWICHW, 1 WHICH DATA CACHE TO GO? TERMINATE

************** * STORE TO DII *************

THE TO DIT OF TH

* SEND TXN TO D11 VIA * * LBUST ******************

UTX MACRO LBUS1, KTQ1, XSBEXD1

RELEASE KT SLOT SAVEVALUE KYL1-,1

FILE: GPSS1 VS1JOB DIS CONVERSATIONAL MONITOR SYSTEM * WRITE DATA TO D11 * UQT MACRO DXQ11, DRP11, XSDEX11 SAVEVALUE DXL11-,1
TRANSFER .XSPOV1,NOV11,OVL11 ANY OVERFLOW PROM L(1)? * NO OVERFLOW PROM L (1) * NOV11 ASSIGN 11,0 * THE READ TXN HAS ENDED* FINI MACRO TRANSFER ,STAR1 * THERE IS OVERFLOW FRCM* * L(1), END THE READ * TXN, AT THE SAME TIME * . HANDLE THE OVERFLOW 1,0VF11 OVL11 SPLIT GOT OVERPLOW HANDLING FINI MACRO TRANSFER ,START AT T'E SAME TIME END THE TXN * OVERPLOW HANDLING FOR * **************** OVP11 ASSIGN 11,0 HACRO DOQ11, LBUS1, XSBEXM TRANSFER , OVL1 GO UQT HACRO GOTO COMMON CO DE POR OVERPLOS * WWW12 ************************* **************************** WWW12 ASSIGN 11,0 WWW13 ASSIGN 11,0 . COMMON CODE FOR OVERPLOW FROM . . L(1)

THIS PAGE IS BEST QUALITY PRACTICATURE

PILE: GPSS1 VS 1JOB DI4 ************************* OVL1 ASSIGN 11,0 * USE K1, THEN GBUS, THEN K2 * . THEN LBUS2, THEN USE R2 KIQ1, KRP1, KOQ1, XSKEX UQTQ MACRO UTX MACRO GBUS, KOQ1, X\$BEXM UQTQ MACRO KIQ2, KRP2, KOQ2, X\$KEX UTX MACRO LBUS2, KOQ2, XS BEXM QUEDE RIQ2 UTX MACEO RRP2, BIQ2, XSREX TERBINATE * DATA IS FOUND IN L(3) * ***************** EQQ3 INL3 QUEUE * USE LBUS3 SEND TXN TO * * D31 OTX MACRO LBUS3, ROQ3, X\$BEXM * READ FROM D31 OR D32? * TRANSFER .5,PRR31,RRR32 *************** * READ FROM D31 * QUEUE DIQ31
TEST E BV 3BV A8, 1
SAVEVALUE DYL31+, 1 BRR31 QUEUE SPACE IN D31 OUT-Q AND DRP31 FREE?

* READ DATA FROM D31

- 73 -

CONVERSATIONAL MONITOR SYSTEM FILE: GPSS1 VS1JOB DIS UT X MACRO DRP31, DIQ31, XSDEX 31 QUEUE DYQ31 TEST E BYSOVA9, 1 SPACE IN K3 IN-Q AND LBUS3 FREE? SAVEVALUE KXL3+, 1 YES, RESERVE SLOT . USE LBUS3 SEND DATA TO LBUS3, DYQ31, XSBEX D2 OTX MACRO SAVEVALUE DYL31-,1 TRANSFER ,RTF3 GO TO READ-THROUGH PROM L(3) * READ FLOM D32 * BRB32 QUEUZ DIQ32 TEST E BV35VA22,1 SAVEVALUE DYL32+,1 UTX MACRO DRP32,DIQ32,XSDEX32 QUEUE DYQ32 TEST E BV 50 VA9, 1 SAVEVALUE KXL3+,1 UTI MACRO LBUS3, DYQ32, XSBEXD2 SAVEVALUE DYL32-,1 TRANSFER ,RTF3 * READ-THROUGH FROM L(3) DATA IS * SENT TO L(2) AND L(1) AT THE BTP3 ASSIGN 11,0 . SERVICED BY K3 . BODO HYCHO KXQ3, KXL3-, KYQ3, KYL3+, KRP3, XSKEX, BY \$BVA 10 TEST 3 TEST B BYSRTOK, 1
SAVZVALUE KXL1+, 1
SAVZVALUZ KXL2+, 1 L(1) & L(2) READY & GBUS FREE?

* BOTH L(1) AND L(2) *

PILE: GPSS1 VS1JOB D16 CONVERSATIONAL MONITOR SYSTEM

* READY TO ACCEPT DATA * * FROM GBUS *

UTX MACRO GBUS, KYQ3, X3BEXD2

SAVEVALUE KYL3-,1
SPLIT 1,STOR1 READ-THROUGH TO L(1)

* READ-THROUGH TO L(2) *

STOR2 ASSIGN 11.0

* SZR VICED BY K2 *

UQDQ MACRO KXQ2,KXL2-,KYQ2,KYL2+,KRP2,X\$KEX,BV\$BVA5

TEST E BYSBYA11,1 SPACE IN R2 IN-Q AND LBUS2 PREE? SAVEVALUE RXL2+,1 YES, RESERVE SLOT

* USE LDUS2 SEND TO R2

UTX HACRO LBUS2, KYQ2, XSBEXD2

SAVEVALUE KYL2-,1 FREE SLOT IN K2

* SERVICED BY R2 *

TQD MACRO RXQ2, RXL2-,, RYL2+, RRP2, X\$REX, BV\$BVA12

SPLIT 1,0VH2 HANDLE ANY OVERPLOW

* STORE INTO D21 CR D22? *

TRANSFER .5, SSS21, SSS22

STORE INTO D21

SSS21 QUEUE RYQ2
TEST E BYSBYA13,1
SAVEVALUE DXL21+,1

D21 IN-Q AND LBUS2 FREE? YES, RESERVE THE SPACE

PILE: GPSS1 YS1JOB DIT CONVERSATIONAL MONITOR SYSTEM

* SEND DATA TO D21 VIA BUS

UTI MACRO LBUS2, RYQ2, XSBEXD2

> SAVEVALUE RYL2-,1 RELEASE SPACE IN R2

DXQ21,DRP21,X\$DEX21 100 MACRO

> SAVEVALUE DXL21-,1 TERMINATE

****************** STORE INTO D22

SSS22 QUEUE RYQ2 TEST E BV\$BVA23, 1 SAVEVALUE DXL22+,1

UTX MACRO LBUS2, RYQ2, X\$BEXD2

SAVEVALUE RYL2-,1

UQT MACRO DXQ22,DRP22,X\$DEX22

> SAVEVALUE DXL22-,1 TERMINATE

* HAND. ANY OVERF. FROM L(2) *

OVH 2 TRANSFER .XSPOV2,NOV2,OVL2
OVL2 QUEUE ROQ2

* USE LBUS2, USE K2, USE * GBUS, USE K3, USE LBUS3, THEN USE R3

UTX MACRO LBUS2, FOQ2, X\$BEX#

UQTO BACRO KIQ2, KEP2, KOQ2, XIKEX

UTI BACRO GBUS, KOQ 2, XSBEXM

UQTQ MACRO KIQ3, KRP3, KOQ3, XSKEX

MACRO LBUS3, KOQ3, XSBEXS UTI

TQT MACRO RIQ3, REP3, XSREX

MOV2 TERMINATE

PILE: GPSS1 VS1JOB D/8

CONVERSATIONAL KONITOR SYSTEM

****************** . COMMON CODE FOR WRITE . * TO LOWER LEVELS * COMM ASSIGN 11,0 DUMMY STATEMENT * SERVICED BY K1 ****************** UQDQ HACRO KXQ1, KXL1-, KYQ1, KYL1+, KRP1, XSKEX, BYSBVA14 TEST E BVJBVA15,1 SAVEVALUE KXL2+,1 K2 IN-Q AND GBUS PREE? * USE GBUS ****************** UTX MACRO GBUS, KYQ1, X2BEXD1 SAVEVALUE KYL1-, 1 * SERVICED BY K2 * UQDQ HACRO XXQ2, XXL2-, KYQ2, KYL2+, KBP2, X SKEX, BVSDV15 TEST E BYSBYA11,1 R2 IN-Q AND LBUS2 PREZ? SAVEVALUE RXL2+,1 • USE LBUS2 UTX HACRO LBUS2, KYQ2, XSBEXD1 SAYEVALUE KYL2-, 1 * SERVICED BY R2 * UQD MACRO RXQ2,RXL2-,,RYL2+,RRP2,X\$REX,BV\$BV112 * SERVED BY D21 OR D22? * TRANSPER .5,SWS21,SWS22

* SERVICED DY D21 *

FILE: GPSS1 VS1JOB DI9

SWS21 QUEUE RYQ2
TEST E BV38VA13,1
SAVEVALUE DXL21+,1

OTX MACRO LBUS2,RYQ2,XSBEXD1

SAVEVALUE RYL2-,1

UQDQ MACRO DXQ21,DXL21-,DYQ21,DYL21+,DRP21,X\$DEX21,BV\$BVA3

TEST E BYSBYA4,1 K2 IN-Q AND LBUS2 FRZE?

SAVEVALUE KXL2+,1

• USE LBUS2 SEND TO K2 *

UTX MACRO LBUS2, DYQ21, X\$BEXD2

SAVEVALUE DYL21-,1

SPLIT 1, ACK2 PREPARE TO SEND ACK TO L(1)

TRANSFER , STD23 GO TO STORE-BEHIND TO L(3)

* SEND ACK TO L(1) *

ACK2 QUEUZ DOQ21

UTX HACRO LBUS2, DOQ21, XSBEXN

TRANSPER ,ACK21

* SERVICED BY D22 *

SWS22 QUDUS RYQ2
TEST E BVSBVA23,1
SAVEVALUE DXL22+,1

UTI BACRO LBUS2, RYQ2, X3BEXD1

SAVEVALUE RYL2-,1

UQDQ HACRO DXQ22,DXL22-,DYQ22,DYL22+,DRP22,XSDEX22,BY\$BYA21

TEST E BYSBYA4, 1 SAVEVALUE KXL2+, 1

UTX MACRO LBUS2, DYQ22, X3BEXD2

SAVEVALUE DYL22-,1 SPLIT 1,ACK3

TRANSFER ,STB23

PILE: GPSS1 VS1JOB D20

DOQ22 ACK3 QUEUZ

BACRO LBUS2, DOQ22, X\$BEXM

TRANSFER , ACK21

* STORE-BEHIND FROM * L(2) TO L(3)

STB23 ASSIGN 11,0

DQDQ MACRO KIQ2, KXL2-, KYQ2, KYL2+, KRP2, X \$KEX, BV \$BV A5

> TEST E BV3BVA16,1 K3 IN-Q AND GBOS PREE?

SAVEVALUE KXL3+,1

GBUS, KYQ2, X\$BEXD2 DTX MACRO

SAVEVALUE KYL2-,1

DODO MACRO KXQ3, KXL3-, KYQ3, KYL3+, KRP3, XSKEX, BVSBVA10

> TEST E BV3BVA17,1 R3 IN-Q AND LBUS3 PRES?

SAVEVALUE RYL3+,1

MACRO LBUS3,KYQ3,X\$BEXD2 UTX

SAVEVALUE KYL3-,1

UQD MACRO RXQ3, RXL3-,, RYL3+, RRP3, XSREX, BV SBVA 18

* SERVICED BY D31 OR D32?

TRANSFER .5,SWS31,SWS32

. SERV. BY D31

SWS31 QUEUE RYQ3 BVSBVA19,1 TEST E SAVEVALUE DXL31+,1

UTY MACRO LBUS3, RYQ3, XSBEXD2

SAVEVALUE BYL3-,1

PILE: GPSS1 VS1JOB D21

UQT MACRO DXQ31,DRP31,X\$DEX31

SAVEVALUE DXL31-,1

UQT MACRO DOQ31, LBUS3, X\$BEXM

TRANSFER , ACK22

* SERV. BY D32 *

SWS32 QUEUE RYQ3
TEST Z BVSBVA24,1
SAVEVALUZ DXL32+,1

UTY MACRO LBUS3, RYQ3, X\$BEXD2

SAVEVALUE RYL3-,1

UQT MACRO DXQ32, DRP32, X\$DEX32

SAVEVALUE DXL32-,1

UQT MACRO DOQ32,LBUS3,X\$BEXM

TRANSPER ,ACK22

* ACK FROM L(2) TO L(3) *

ACK22 ASSIGN 11,0

UQTQ BACRO KIQ3, KRP3, KOQ3, XSKEX

UTX MACRO GBUS, KOQ3, X3 BEX M

UQTQ BACRO KIQ2, KRP2, KQ2, X\$KEX

UTI MACRO LBUS2, KOQ2, X3BEXM

UQTQ MACRO RIQ2, RRP2, RCQ2, YSREX

UTX MACRO LBUS2,ROQ2,X\$BEXM
TRANSFER ,ACK21

* ACK FROM L(2) TO L(1) *

ACK21 ASSIGN 11,0


UQTQ HACRO KIQ2, KPP2, KOQ2, XSKEX


VS1JOB CONVERSATIONAL MONITOR SYSTEM PILE: GPSS1 MACRO UTX GBUS, KOQ 2, X\$BEXM UQTQ MACRO KIQ1, KRP1, KOQ1, XSKEX UTI MACRO LBUS1, KOQ1, XSBEXM 1, FNSWICHA, 1 SPLIT TERMINATE 11,0 11,0 11,0 AAA11 ASSIGN AAA12 ASSIGN AAA13 ASSIGN QUEUE DIQ11 SEIZE DRP11 DEPART DIQ11 4+,XSREX 7,XSREX P7 ASSIGN ASSIGN ADVANCE RELEASE DRP11 TERMINATE * 44412 * 44413 ************************* * TIMER SEGMENT - TIME UNIT IS * ONE NANOSECOND GENERATE XSTIMER TERBINATE 1 START 1 END


1.


- 81 -


Appendix B
FLOW CHART OF P5L3 MODEL
























































Appendix C
LISTING OF THE P5L4 MODEL

```
PILE: GPSS54 VS1JGB DI
//LAM4 JOB LAM, MPROFILF= RETURN',
// PROFILE = LOW .
// TIME=9
//* PASS WOLD
//GPSS PRCC
//C EXEC PGM=DAGO1,TIME=ETLIMIT
//STEPLIB DD DSH=PGTLUCK.LIBEARY.GPSS.LOAD,DISP=SHR
//DOUTPUT DD SYSOUT=PROFILE=RETURN, DCD=BLKSIZE=931
//DINTERO DD UNIT=SCSATCH, SPACE=(CYL, (1, 1)), DCB=BLKSIZE=1880
//DSYNTAB DD UNIT=SCHATCH, SPACE=(CYL, (1,1)), DCB=BLKSIZE=7112
//DESPTGEN DD UNIT=SCHATCH, SPACE=(CYL, (1,1)), DCB=BLKSIZE=800
//DINTWOKK DD UNIT=SCHATCH, SPACE=(CYL, (1,1)), DCB=BLKSIZE=2680
// PEND
//STEP1
          EXEC GPSS, PARM=C, TLIMIT=9
//DINPUT1 DD *
        E DA LLOCATE FUN, 5, QUE, 10, FAC, 50, BVR, 200, BLO, 2000, VAR, 50
        REALLOCATE FSV, 50, HSV, 10, CCM, 40000
. TXN PARM USAGE
   P1
          CPU ID
          TXH ARRIVAL TIME.
   22
  53
         TYN COMPL TIME *
          TXN EXEC TIME
    P11 DUMMY
. MODEL COMPONENTS
```

• BUSES: GBUS, LBUS1,... • CACHES: D11,...D15 • . LEVEL CONTRL: K1, ... K4. * REQ PROCS: R2, .. R4 * • DEVICES: D21, ... D42 • STORAGE: RI, RO • . STOPAGE : SI, SO * STORAGE : TI, TO . STCIAGE : AI, AO * STORAGE : OI, OO . MODEL PARAMETERS *******************

> XSMAXMP, 10 XSNREAD, 500 INITIAL INITIAL

DEGREE OF MULTIPROG PER CPU % READ REQ

THIS PAGE IS BEST QUALITY PRACTICABLE FROM GOTY PURPLEHED TO DDC

```
PILE: GPSS54
                                              VS 1JOB
                                                                                  D2
                                                                                                                                                          CONVERSATIONAL MONITOR SYSTEM
                        INITIAL
                                                              XINGRIT, 500
                                                                                                                         * WRITE HEQ
                                                                                                                        CONDITIONAL PROB OF PINDING DATA
IN A LEVEL GIVEN THAT THE
DATA IS NOT FOUND IN ANY UPPER
                                                              X3P181,900
                        INITIAL
                                                              X $ P1 N2, 900
                        INITIAL
                        INTTIAL
                                                              XIPINJ, 900
                                                              X $ P1 N4, 1000
                        INITIAL
                                                                                                                         LEVEL
                        INITIAL
                                                              XFPOV1,500
                                                                                                                         PROB OF CVERFLOW
                        INITIAL
                                                              X$20V2,500
                                                              X$POV3,500
                         INITIAL
                                                              X 3DEX 1, 10
                        INITIAL
                                                                                                                     DEVICE SERVICE TIME
                        IMITIAL
                                                              X$DEX2, 100
                         INITIAL
                                                              X :DEX 3, 200
                        INITIAL
                                                              X5DEX4, 1000
                        INITIAL
                                                              XSBEXM, 10
                                                                                                                      BUS SERVICE TIME
                        INITIAL
INITIAL
INITIAL
                                                               X3 3EX 1, 10
                                                               X38EX2,80
                                                               X5 BEX3, 320
                         INITIAL
                                                               XIREX,20
                                                                                                                      DIRECTORY LOOK UP
                                                                                                                     CONTROLLER SERV TIME
LOOKUP PLUS READ TIME OF CACHE
                         INITIAL
                                                              XSKEX, 10
                                                              X SRDEX 1,30
                         INITIAL
                                                               ASTIMER, 200000 SIMULATION TIME
                         INITIAL
 . SAVEVALUES
* NTXN TOTAL TXN PROC. *
* SUMX TOTAL BXEC TIMES *
* SUMM TOTAL WAIT TIMES *
 . SUNT TOTAL ELAPSED TIME
          VARIABLES
    MRESP FYARIABLE (X $SUMT/X $NTX N)
                                                                                                                                          MEAN RESP TIME
    TXNT
                      VARIABLE
                                                             P3-P2
                                                                                                                                          TXN ELAPSED TIME
   TXNW VARIABLE
                                                              P3-P2-P4
                                                                                                                                          TXN WAIT TIME
    TXXX VARIABLE
                                                                                                                                          TAN EXEC TIME
 ********************
                                                                                                                                                                                                                                   William of the state of the sta
          TABLES
    TXNT TABLE
                                                              VSTX NT, 100, 100, 100
   TXNY TABLE
                                                              VSTXNW, 100, 100, 100
```

VSTX NX, 100, 100, 100

PILE: GPSSS4 VS1JOB D3 CCNVERSATIONAL MONITOR SYSTEM PUNCTIONS WICHW FUNCTION P1,D5 2,88811/3,88812/4,88813/5,88814/6,88815 WICHA PUNCTION P1,D5 2, AAA 11/3, AAA 12/4, AAA 13/5, AAA 14/6, AAA 15 * STORAGE FOR L(1) * CACHES ****************** STORAGE S\$RID11, 10/S\$SID11, 2/S\$TID11, 10/SSAID11, 10 \$\$RID12,10/\$\$SID12,2/\$\$TID12,10/\$\$AID12,10 \$\$\$HID13,10/\$\$\$ID13,2/\$\$TID13,10/\$\$AID13,10 \$\$\$RID14,10/\$\$\$ID14,2/\$\$TID14,10/\$\$AID14,10 STORAGE STORAGE STORAGE STORAGE S\$RID 15, 10/S\$SID15, 2/SSTID15, 10/S\$AID15, 10 . STORAGE FOR DEVICES STORAGE SARID21, 10/S\$SID21, 10/ : 17 ID21, 10 STORAGE S\$RID22, 10/S\$SID22, 10, :\$TID22, 10 STORAGE SSRID31, 10/SSSID31, 10/SSTID31,10 STORAGE S\$RID32, 10/S\$SID32, 10/S\$TID32, 10 S\$RID41,10/S\$SID41,10/S\$TID41,10 S\$RID42,10/S\$SID42,10/S\$TID42,10 STOPAGE STORAGE . STORAGE POR REQ PROC S\$RIR2,10/S\$SIR2,10/S\$TIR2,10/S\$AIR2,10/S\$OIR2,10 S\$RIR3,10/S\$SIR3,10/S\$TIR3,10/S\$AIR3,10/S\$OIR3,10 STORAGE STOPAGE STORAGE SSRIR4, 10/SSSIR4, 10/SSTIR4, 10/SSAIR4, 10/SSOIR4, 10 STORAGE POR KI SSROK1, 10/S\$SOK1, 10/S\$TIK1, 10/S\$AIK1, 10/S\$OOK1, 10 ******************

THIS PAGE 18 BALL QUALITY PRACTICABLE
FROM GOTY FORESCHED TO DDC

```
PILE: GPSS54
               VS 1JOB D4
                                                    CONVERSATIONAL MONITOR SYSTEM
* STORAGE FOR K2, K3, K4 *
                    S$RIK2,10/S$SIK2,10/S$TIK2,10/S$AIK2,10/SSOIK2,10
        STORAGE
        STORAGE
                     S$RIK3, 10/S$SIK3, 10/S$TIK3, 10/S$AIK3, 10/S$OIK3, 10
                    S581K4, 10/S5S1K4, 10/S5T1K4, 10/S5A1K4, 10/S501K4, 10
        STORAGE
                    S$FCK2,10/S$SCK2,10/S$TCK2,10/S$ACK2,10/S$CCK2,10
S$ECK3,10/S$SCK3,10/S$TCK3,10/S$ACK3,10/S$CCK3,10
        STORIGE
        STOPAGE
        STORAGE
                     5$ROK4, 10/5$50K4, 10/5$TOK4, 10/5$AOK4, 10/5$00K4, 10
  BOOLEAN VARIABLES
. BY FOR READ-THROUGH
******************
 RTOK2 BYANIABLE FNUSGBUS*SNFSTIK1
 RTOK3 BVARIABLE FNUSGBUS*SNF3TIK1*SNF3TIK2
KTOK4 BVARIABLE FNUSGBUS*SNF3TIK1*SNP3TIK2*SNF3TIK3
. BV POR L (1)
                    FNUSLBUS1 * SNF$ROK 1
      BVARIABLE
 DK S 1
        BVARIABLE
                    FNUS LBUS 1 * SNF 3 SCK 1
 nKO1
                    FHU SLBUS 1+SHE SCCK 1
       BVARIABLE
 KDT11 BVARIABLE
                    FNUSLAUS1*SNF STID11
 KDT 12 BY AFIABLE
                    FNUSLBUS1*SNF3TID12
 KDT13 BVARIABLE
                    FNUSLBUS1*SNF3TID13
 KOT 14 BYARIABLE
                    FNUSLBUS1 - SNESTID14
 KDT15 BVARIABLE
                    FNUSLBUS1*SNF STID15
 KDA11 EVARIABLE
                    FNU BLBUS 1 + SNF SAID 11
 KDA12 EVARIABLE
                    FNUS LOUS 1 * SNF SA ID 12
 KDA13 BVARIABLE
                    FNUSLBUS1*SHFSAID13
 KDA14 BVARIABLE
                    FHU3 LBUS 1 * SN? SAID14
 KDA15 BY AR LADLE FNUELBUS1 * SNF SAID 15
```

BY POR INTER LEVEL COM*

KRR 12 BY ALIABLE FNUSGBUS + SNF5RIK 2 KKS 12 BY ALIABLE PNUSGBUS + SNF5SIK 2

```
FILE: GPSSS4 VS1JOB D5
```

```
KKO12 BVARIABLE PNUSGBUS*SNP$SOK2
KKT21 BVARIABLE PNUSGBUS*SNP$SIK1
KKA21 BVAFIABLE PNUSGBUS*SNFSAIK1
KKF23 BVAFIABLE PNUSGBUS*SNFSAIK3
KKC23 BVARIABLE PNUSGBUS*SNFSAIK3
KKC23 BVARIABLE PNUSGBUS*SNFSAIK3
KKA32 BVAPIABLE PNUSGBUS*SNFSAIK2
KKR34 BVAPIABLE PNUSGBUS*SNFSAIK2
KKR34 BVAPIABLE PNUSGBUS*SNFSAIK4
KKC34 BVARIABLE PNUSGBUS*SNPSAIK4
KKC34 BVARIABLE PNUSGBUS*SNPSSIK4
KKC34 BVARIABLE PNUSGBUS*SNPSSIK4
KKC34 BVARIABLE PNUSGBUS*SNPSSIK4
KKC34 BVARIABLE PNUSGBUS*SNPSSIK4
KKC34 BVARIABLE PNUSGBUS*SNPSAIK3
```

KPR2 BVARIABLE PHUSLBUS2*SNFSRIR2 KRS2 BYARIABLE FNUALBUS2*SNF4SIR2 KLT2 BYARIABLE FNUSLBUS2*SNFSTIR2 KRAZ BVARIABLE FNUALBUSZ*SHESAIRZ KPO2 BYARIABLE FNUSLBUS2*SNF3CIE2 RDR21 BVARIABLE FNUSLBUS2*SNF5EID21 FOSCI BYARIABLE FNUSLBUS2*SNF\$SID21
FDT21 BYARIABLE PNUSLBUS2*SNF\$SID21
RDR22 BYARIABLE FNUSLBUS2*SNF\$RID22
RDS22 BYARIABLE FNUSLBUS2*SNF\$SID22
RDT22 BYARIABLE FNUSLBUS2*SNF\$FID22 BVARIABLE FNULLBUS2*SNF3SCK2 BVARIABLE FNULLBUS2*SNF3TOK2 DKS2 DKT 2 DE A2 BVARIABLE FNUSLBUS 2 *S %F \$ A O K 2 PHUSLBUS2 * SNF SROK 2 RKR2 BVAFIABLE BY ARIABLE FNUELBUS 2*SNF 300K2 FKO2

RKA2 BVAPIABLE FNUSLBUS2*SNP\$AOK2

. BY FOR L(3) OPS

KRR3 BYAPIABLE FNUSLBUS3*SNFSEIR3
KRS3 BYARIABLE PNUSLBUS3*SNFSSIR3
KPT3 BYARIABLE PNUSLBUS3*SNFSSIR3
KRA3 BYARIABLE FNUSLBUS3*SNFSTIR3
KPO3 BYARIABLE FNUSLBUS3*SNFSEID31
RDR31 BYARIABLE FNUSLBUS3*SNFSSID31
RDS31-BYAFIABLE FNUSLBUS3*SNFSSID31
RDT31 BYARIABLE FNUSLBUS3*SNFSFID31
RDM32 BYARIABLE FNUSLBUS3*SNFSFID32
RDM32 BYARIABLE FNUSLBUS3*SNFSFID32
RDT32 BYARIABLE FNUSLBUS3*SNFSFID32

THIS PAGE IS BEST QUALITY PRACTICABLE
FROM OUT I FURNISHED TO DDC

```
DKS3 BYARIABLE FRUELBUS3 SNF 150K3
                   FRUILDUGJ SNFSTCK3
DKT 3
       BVARIABLE
                   PNUS LBUS3+SUF SAOK3
DK A 3
       BVARIABLE
PKR3
       BVARIABLE
                   FNUILBUS3 + SNF $ LOK 3
FKA3 BYAPIABLE FNUSLBUS3*SNF$AOK3
RKO3 DVARIABLE FNUSLBUS3*SNF$OCK3
. BY POR L(4) OPS
 KRP4 BVARIABLE
                  FNU $LBUS4 + SNP $RIR4
 KRS4 BVARIABLE FNUFLBUS4*SNPSSIR4
 K904
       BVARIABLE
                   FNUSIBUS4 + SHF SOIR4
 DORAT BYARIABLE
                   FNUS LBUS4 * SNF $R ID41
RDS41 BYARIABLE
                   FNU #LBU $4 * SNF $ SID4 1
                  FNUSLBUS4 *SHF $RID42
RDR42 BVARIABLE
RDS42 BYARIABLE FNUSLBUS4 * SNF 3SI D42
 DKT4 BVARIABLE FNUSLBUS4*SNF$TOK4
 DKA4 BVAFIABLE FNUELBUS4 . SNF$AOK4
     MACROS
. MACRO -USE
 #A PACILITY
#B USAGE TIME
 USE
       STARTMACRO
       SEIZE
       ADVANCE
ASSIGN
                   ..
                   4+, #B
       RELEASE
                   · A
       ENDM ACRO
   MACRO - SEND
. IL PROS
  * B
     TO
  IC VIA
* D TRANSIT TIME
* DE BY POR SEND OP
```

D 6

VS 1JOB

FILE: GPSS54

THE STATE IS STATE THE PROPERTY PROCESSION AND PROCESSION AS A STATE OF THE STATE O

. DATA IS IN DATA CACHE .

```
SEND STARTMACRO
                $E,1
       TEST E
       ENTER
                  #3
       SEIZE
                  *C
       ADVANCE
                  .0
       ASSIGN
                  4+, #D
                  .C
       RELEASE
       LEAVE
                  FA
       ENDM ACRO
********************
  MACRO - PINI
FINI STARTMACRO
       MARK
      SAVEVALUE NTXN+, 1
SAVEVALUE SUXX+, V$TXNX
       SAVEVALUE SUMM+, VSTXNW
       SAVEVALUE
                  SUNT+, VITYNT
      SAVEVALUE MRESP, VEMRESP
       ASSIGN
                  1,0
       ASSIGN
                  2.0
       ASSIGN
                  3.0
       ASSIGN
                  4.0
       ENDMACRO
           BEGIN SIMULATION
      SIMULATE
******************
   CPU #1
                 3,5,7,9,11,13,15,17
       RMULT
                  ,,, YSMAXMP,,,P
CPU1 GENERATE
START PRICEITY
                                   SET HIGH P POR NEW TXN
                  2
       MARK
                                   ARRIVAL TIME
      ASSIGN
                                   CPU ID
                 .XSMFEAD, WWW1, RRR1
      TRANSFER
RRR1 TRANSFER
                .xspin1,Nik11,Ein11
```

THIS PAGE TO DEST QUALITY PRACTICABLE FROM GUEY PURAISHED TO DOC

```
PILE: GPSS54
             VS1JOB D8
                                              CONVERSATIONAL MONITOR SYSTEM
 PIN11 ENTER
                   RID11
                                    PUT TXN IN READ REQ BUFFER
 USE
       MACRO
                  DRP11, XSRDEX1
                                    SEARCH AND READ CACHE
       LEAVE
                  RID11
                                    FREE BUPPER
 FINI MACRO
                                     A NEW TXN
       TRANSFER
                   , STAR1
* DATA IS NOT IN CACHE *
 NIN11 ENTER
                  PID11
                                    PUT IN PEAD REQ BUFFER
. USE . MACKO
                  DRP11,X$REX
                                    SEARCH DIRECTORY
       PRICRITY
                  0
                                    BESET PRICAITY
 SEND MACRO
                  RID11, ROK1, LBUS1, XSBEXM, BVSDKR1
       TRANSPER
                   ,CORR
                                    TO COMMON CODE FOR READ
. WRITE REQUEST TO CACHE*
 BUU1 ENTER
                  SID11
                                    PUT : IN IN WRITE REQ BUPPER .
       MACRO
                  DRP11,XSaDEX1
 USE
                                   WRI'E DATA IN CACHE
       PRIOPITY
                                    RESET TXN PRIORITY
                  SID11, SOK1, LBUS1, XSEEX 1, BVSDKS1
 SEND MACRO
       SPLIT
                   1, CONW
 PINI MACRO
       TRANSPER
                   ,STAR1
                                    A NEW TXN
    CPU #2
                  ...XSMAXMP...P
 CPU2 GENERATE
STAR2 PRIGRITY
                                     SET HIGH P FOR NEW TXN
       MARK
                   2
                                     ARRIVAL TIME
       ASSIGN
                                     CPU ID
                  .XSNEEAD, WWW2, RRR2
       TRANSFER
```

The our Pasts of the Part Part of the our

.x \$2 IN1, NIN12, BIN12

RRR2 TRANSPER

PLLE: GPSS54 VS1JOB D9 CONVERSATIONAL MONITOR SYSTEM . DATA IS IN DATA CACHE . RID12 PUT TXN IN READ REQ BUFFER DEP12, XERDEX1 SEARCH AND READ CACHE RIN12 ENTER USE MACRO RID12 LEAVE FREE BUFFER PINI MACTO TRANSPER , STAR 2 A NEW TXN * DATA IS NOT IN CACHE * NIN12 ENTER EID12 PUT IN READ REQ BUFFER USE MACRO DRP12, XSREX SEARCH DIRECTORY PRIORITY RESET PRIORITY SEND MACEO RID12, KOK1, LBUS1, XSBEXM, BYSDKB1 TRANSPER ,COMR TO COMMON CODE FOR READ ****************** WRITE REQUEST TO CACHE* WWW2 ENTER PUT TEN IN WRITE REQ BUFFER SID12 USE MACRO DRP12, XSRDEX1 WRITE DATA IN CACHE PRICRITY 0 RESET TXN PRIORITY SEND MACPO SID12, SOK1, LBUS1, X\$BEX 1, BV\$DKS1 SPLIT 1, COMW PINI MACRO TRANSPER ,STAR2 A NEW TXN CPU #3 ,,,X\$MAXMP,,,P CPU3 GENERATE STAR3 PRICRITY SET HIGH P FOR NEW TXN

THIS PAGE IS BEST QUALITY PRACTICATED FROM GOFY PURDISHED TO DDC

ARRIVAL TIME

CPU ID

MARK

ASSIGN 1,3 CPU
TRANSFER .XSNREAD,WWW3,PRR3
BRR3 TRANSFER .XSPIN1,NIN13,BIN13

PILE: GPSS54 VS1JOB DIO

MARK

. DATA IS IN DATA CACHE * ********************** RID13 DRP12 PUT TXN IN READ REQ BUFFER RIN 13 ENTER USE MACRO DR213,X\$RDEX1 SEARCH AND READ CACHE RID13 FREE BUFFER LEAVE PINI MACRO TRANSFER , STAR 3 A NEW TXN * DATA IS NOT IN CACHE * ******************** PUT IN READ REQ BUPPER SEARCH DIRECTORY RID13 NIN13 ENTER USE MACEO DRP13,X\$REX PRICRITY RESET PRIORITY SEND MACRO RID13, ROK1, LBUS1, X\$BEXM, BV5DKR1 TO COMMON CODE POR READ TRANSPER , COMR WRITE REQUEST TO CACHE* SID13 WWW3 ENTER PUT TXN IN WRITE REQ BUFFER USE MACEO DRP13, XSR DEX1 WRITE DATA IN CACHE PRIORITY RESET TXN PRIORITY SID13, SOK1, LBUS1, XSBEX1, BVSDKS1 SEND MACRO SPLIT 1, COMW PINI MACRO ,STAR3 TRANSFER ******************** CP0 #4 CPU4 GENERATE ,,,XSMAXHP,,,F STAR4 PRIOPITY 9

SET HIGH P POR NEW TXN ARRIVAL TIME

PRINT STATE TO SECT QUELTAY PRICOTTORS

PILE: GPSS54 VS1JOB DI

CONVERSATIONAL MONITOR SYSTEM

ASSIGN 1,4 TRANSFER .X\$NREAD, WWW4, RRR4
RRR4 TRANSFER .X\$PIN1, NIN14, RIN14 ***************** * DATA IS IN DATA CACHE * RIN14 ENTER RID14 PUT TXN IN READ BEQ BE USE MACRO DRP14,XSRDEX1 SEARCH AND READ CACHE LEAVE RID14 FREE BUFFER PUT TAN IN READ REQ BUFFER PINI MACRO TRANSPER ,STAR 4 A NEW TXN * DATA IS NOT IN CACHE * ***** ************* NIN14 ENTER RID14 PUT IN READ REQ BUSE MACRO - DRP14, X3REX SEARCH DIRECTORY PUT IN READ REQ BUFFER PRIORITY 0 RESET PRIORITY SEND MACRO RID14, EOK1, LBUS1, XSBEXM, BV3DKR1 TRANSPER , COMR TO COMMON CODE FOR READ ******************* . WRITE REQUEST TO CACHE. BWW4 ENTER SID14 PUT TXN IN WRITE REQ BUFFER USE MACRO DRP14,X\$RDZX1 WRITE DATA IN CACHE PRIORITY 0 RESET TXN PRIORITY SEND MACRO SID14, SOK 1, LBUS 1, X\$BEX 1, BV\$DKS1 SPLIT 1, COMW PINI MACRO TRANSPER ,STAR4 A NEW TEN ******************* CPU #5

THIS PAGE IS BEST QUALITY PRACTICABLE FROM OUT I FURNISHED TO DDC

FILE: GPSS54 VS1JOB DI2

CONVERSATIONAL MONITCR SYSTEM

```
,,,X$MAXHP,,,P
CPUS GENERATE
STARS PRIORITY
                                  SET HIGH P POR NEW TXN
      MARK
                                  ARRIVAL TIME
                 1,5
      ASSIGN
                                  CPU ID
                 . XINTEAD, WWWS, RRES
      TRANSTER
RRES THANSFER
                 .X3PIN1, NIN15, RIN15
* DATA IS IN DATA CACHE *
******************
                                  PUT TAN IN READ REQ BUFFER SEARCH AND READ CACHE
BIN15 ENTER
                 RID15
     MACRO
                 DEP15,X$RDEX1
USE
      LEAVE
                 RID15
                                  FREE BUFFER
FINI MACRO
      TRANSFER
                 ,STARS
                                  A NEW TXN
* DATA IS NOT IN CACHE *
NIN15 ENTER
                 RID15
                                  PUT IN READ REQ BUPPER
OSE MACRO
                 DRP15, X SREX
                                  SEARCH DIRECTORY
      PRIORITY 0
                                  RESET PRIORITY
SEND MACRO
                 RID15, ROK1, LBUS1, XJBEXM, BVJDKR1
      TRANSFER
                 COMR
                                  TO COMMON CODE FOR READ
. WRITE REQUEST TO CACHE.
WWWS ENTER
                 SID15
                                  PUT TXN IN WRITE REQ BUFFER
OSE
      MACRO
                 DRP15, XSRDEX1 WRITE DATA IN CACHE
      PRIORITY
                                  RESET TXN PRIORITY
SEND MACRO
                 SID 15, SOK 1, LBUS 1, X$BEX 1, BV$DKS1
      SPLIT
             1, COMW
FINI MACEO
      TEANSFER
                 STAR5
                                  A NEW TXN
   CCEMON CODE FOR READ REQUEST
```

FILE: GPSSS4 VS1JOB D/3 CONVERSATIONAL MONITOR SYSTEM

•		
CONR	ASSIGN	11,0
USE	MACRO	KRP1, XSKEX
SEND	MACRO	ROK1, RIK2, GBUS, XSBEXM, BVSKKR 12
SSD	MACRO	KRP2,X\$KEX
SEND	MACRO	RIK2, RIR2, LBUS2, X\$BEXM, BV \$KKR2
OSE	MACRO	RRP2, XSREX
2112	TRANSFER ASSIGN	.x\$PIN2,NIN2,RIN2
SEND	MACRO	RIR2, ROK2, LBUS2, X\$BEXM, BV\$RKR2
USE	MACRO	KRP2,XSKEX
SEND	MACRO	ROK2,RIK3,GBUS,X\$BEXM,BV\$KKR23
USE	MACRO	KRP3, X5KEX
SEND	MACRO	RIKJ, RIRJ, LBUSJ, X\$BEXM, BV\$KRRJ
USE	MACRO	RRP3, XSREX
NIN3	TRANSFER ASSIGN	.x\$PIN3,RIN3,RIN3
SEND	MACRO	RIR3,ROK3,LBUS3,XSDEXM,BV\$RKR3
OSE	MACRO	KRP3,X\$KEX
SEND	MACRO	RCK3, RIK4, GBUS, XSEEXM, BVSKKR 34
USE	MACRO	KRP4, XSKEX
SEND	MACRO	RIK4, RIR4, LBUS4, X SBEXM, BVSKRR4
OSE	MACRO	RRP4,X\$REX
	TRANSPER	,RIN4
* READ DATA IS FCUND IN L(2) *		

BIN2 TRANSPER .5, RRR21, RRR22

FILE: GPSS54 VS1JOB DI4 . DATA IS IN D21 ******************** RRR21 ASSIGN 11,0 BIR2, RID21, LBUS2, XSBEXM, BV\$PDR21 SEND MACRO USE MACRO DRP21,X\$DEX2 RID21, TOK2, LBUS2, XSBEX1, BVSDKT2 SEND BACRO THANSPER ,RTF2 ******************* . DATA IS IN D22 BRR 22 ASSIGN 11,0 SEND MACRO RIB2, RID22, LBUS2, X\$DEXM, BV\$RDR22 USE BACRO DRP22,XSDEX2 SEND MACRO RID22, TOK2, LBUS2, XSBEX1, BV\$DKT2 TRANSFER , RTF2 . READ-THROUGH TO L(1) . BTF2 ASSIGN 11,0 USE MACRO KRP2, XSKEX TOK2, TIK1, GBUS, XSBEX1, BV3RTOK2 SEND MACRO . STORE DATA INTO L(1) AS RESULT OF A READ-THROUGH

STOR1 ASSIGN 11,0

KRP1,XSKEX USE MACHO

SPLIT 1, PNSWICHW, 1

FILE: GPSS54 VS 1JOB DIS

TERMINATE

RT STORE INTO D11

WWW 11 ASSIGN

SEND MACEO TIK1, TID11, LBUS1, XSBEX 1, BYSKDT11

USE MACRO DRP11,X\$DEX1

TRANSPER .X\$POV1,NOV11,OVL11

NOV11 LEAVE TID11

PINI MACRO

TRANSFER ,STAR1

OVL11 SPLIT 1. CV F11

PINI MACRO

,STAR1 TRANSFER OVF11 ASSIGN

SEND MACRO TID11,00K1, LBUS1, X\$BEXM, BYSD KO1

> TRANSFER ,OVL1

. RT STORE INTO D12

BWW12 ASSIGN

SEND MACRO TIK1, TID12, LBUS1, X\$BEX1, BV\$KDT12

OSE MACRO DRP12, X 3DEX1

.XSPOV1, NOV12, OVL12 TID12 TRANSFER

NOV12 LEAVE

PINI MACRO

,STAR2 TRANSPER

OVL12 SPLIT 1,0VF12

PINI MACRO

TRANSFER ,STAR2
OVF12 ASSIGN 11,0

PILE: GPSS54 VS1JOB DIG

SEND MACRO TID12,00K1,LBUS1,XSBEXM,BVSDKO1

TRANSFER ,OVL1

* RT STORE INTO D13

UWW13 ASSIGN 11,0

SEND MACRO TIK1, TID13, LBUS1, XSBEX 1, BV5KDT13

USE MACRO DRP13,XSDEX1

TRANSPER . ISPOV1, NOV13, OVL13

NOV13 LEAVE TID13

PINI MACRO

TRANSPER ,STAR3

OVL13 SPLIT 1, CV 213

PINI MACRO

TRANSPER ,STAR3

OVP13 ASSIGN 11,0

SEND MACRO TID13, COK1, LBUS1, X\$BEXM, BYSDKO1

.. THANSPER ,OVL1

RT STORE INTO D14

WWW14 ASSIGN 11,0

SEND MACRO TIK1, TID14, LBUS1, X3BEX1, BYSKDT14

USE MACRO DRP14, XSDEX1

TRANSPER .XSPOV1, NOV14, OVL14

NOV14 LEAVE TID14

PINI BACRO

TRANSPER ,STAR4

PILE: GPSS54 VS1JOB D17

OVL14 SPLIT 1,0VP14

FINI MACRO

TRANSFER ,STAR4 OVF14 ASSIGN 11,0

SEND HACRO TID14, OOK1, LBUS1, X\$BEXH, BVSDKO1

TRANSFER ,OVL1

* RT STORE INTO D15

WWW15 ASSIGN 11,0

SEND HACRO TIK1, TID15, LBUS1, XSBEX1, BYSKDT15

USZ MACRO DRP15, X3DEX1

TRANSFER .XSPOV1, NOV15,0VL15

NOVIS LEAVE TIDIS

PINI MACRO

TRANSPER , STARS

OVL15 SPLIT 1, OV P15

PINI MACRO

TRANSPER ,STARS

SEND MACRO TID15, COK1, LBUS1, X\$BEXM, BV\$DKO1

TRANSPER ,OVL1

HANDLE GVP PROM L(1)

OVL1 ASSIGN 11,0

USE MACRO KRP1, XSKEX

SEND MACRO . OOK 1, OIK 2, GBUS, XSBEXM, BYSKKO 12

USE MACRO KR22, XSKEX

SEND MACRO OIK2, OIR2, LBUS2, XSBEXM, BYSKKO2

USE MACRO RRP2, X\$REX

PILE: GPSSS4 VS1JOB DIE

LEAVE OIB2 TERMINATE

BEAD DATA IS FOUND IN L(3)

RING TRANSFER .5, RRR31, RRR32

* DATA IS IN D31

RPR31 ASSIGN 11,0

SEND MACRO RIR3,RID31,LBUS3,XSBEXM,BVSRDR31

USE MACEO DRP31, XEDEX3

SEND MACKO RID31, TOK3, LBUS3, X\$BEX2, BYSDKT3

THANSPER , RTP3

• DATA IS IN D32

BRR32 ASSIGN 11,0

SEND BACRO RIR3, RID32, LBUS3, XSBEXM, BYSRDR32

USE MACRO DRP32,X\$DEX3

SEND HACRO RID32, TOK3, LBUS3, X\$BEX2, BV\$DKT3

TRAUSPER , RTF3

* BT TO L(1) AND L(2) *

RTP3 ASSIGN 11,0

```
USE
      MACRO
               KRP3,X$KEX
      TUST E
                 BVSFTOK3,1
       ENTER
                  TIKI
       ENTER
                  TIK2
                  Caus
       SSIZE
       ADVANCE
                  XIBEX2
       ASSIGN
                  4+, XSBEX2
                  Gaus
      RELEASE
      LEAVE
                  TOK 3
                  1,STOR1
      SPLIT
      SPLIT
                  1,STOR2
      TERMINATE
. STORE DATA INTO L(2) AS RESULT OF A READ-THROUGH
                  11,0
 STOR2 ASSIGN
       MACRO
                 KRP2,XSKEX
                 TIK2, TIR2, LBUS2, XSBEX2, BYSKRT2
 SEND MACRO
 USE
       MACRO
                  REP2, XSREX
       SPLIT
                  1,0112
                 .5,55521,55522
       THANSFER
. STORE INTO D21
 SSS21 ASSIGN
                  11,0
                 TIR2, TID2 1, LBUS2, XSBEX 2, BVSRDT2 1
 SEND MACRO
      MACRO
                 DRP21,XSDEX2
       LEAVE
                  TID21
       TERMINATE
* STORE INTO D22
 SSS22 ASSIGN 11,0
```

PILE: GPSS54 VS1JOB DI9

PILE: GPSSS4 VS1JOB D20 CONVERSATIONAL MONITOR SYSTEM SEND MACRO TIR2, TID22, LDUS2, X\$BEX2, BV\$F DT22 DRP22,XSDEX2 USE MACRO LEAVE TID22 TERMINATE * OVERFLOW HANDLING OVR2 TRANSPER OVL2 TEST E .XSPCV2, NOVL2, OVL2 BVSRKO2, 1 ENTER OUK2 SEIZE LBUJ2 ADVANCE XSBEXM ASSIGN HX3UEXH RELEASE LBUS 2 SEND MACRO OOK2, OIK3, GBUS, X\$BEXM, BV\$KKO 23 USE MACRO KRP3,XSKEX OIK3,OIR3, LBUS3, X\$BEXM, BV SKRO3 SEND MACRO MACRO ERP3, XSREX LEAVE OIR3 NOVL 2 TERMINATE * READ DATA IS FOUND IN L (4) RIN4 TRANSFER .5,RRR41,RRR42 DATA IS IN D41 11,0 BRR41 ASSIGN RIR4, RID4 1, LBUS4, XSEEXM, BV3RDR4 1 SEND MACRO USE MACRO DRP41,X\$DEX4

RID41, TOK4, LBUS4, X\$BEX3, BVSDKT4

SEND MACRO

TRANSPER

, RTF4

PILE: GPSS54 VS1JOB D 2/

• DATA IS IN D42

BRR42 ASSIGN 11,0

SEND MACRO RIR4, RID42, LBUS4, X\$BEXM, BYSRDR42

USE MACRO DR242,X\$DEX4

SEND MACRO RID42, TOK4, LBUS4, X\$8EX3, BYSDKT4

TRANSFER ,RTP4

RT TO L(1),L(2),L(3)

RTF4 ASSIGN 11,0

USE MACRO KRP4, XSKEX

BYSRTOK4,1 TEST E ENTER TIKI ENTER TIK2 ENTER TIK3 SEIZE GBUS X S 3 E X 3 ADVANCE EX388X,+P ASSIGN RELEASE GBUS LEAVE TOK4 SPLIT 1,STOR1 SPLIT 1,STCR2 SPLIT 1, STCR3 TERMINATE

STORE INTO L(3) AS A RESULT OF READ-THROUGH

STOR3 ASSIGN 11,0

DSE MACRO KRP3, XSKEX

SEND MACRO TIK3, TIB3, LBUS3, X\$BEX3, BY \$KET3

USE MACRO ERPJ, XSREX

SPLIT 1,0113 TRANSFER .5,55531,55532 . STORE INTO D31 SSS31 ASSIGN 11,0 SEND MACRO TIR3, TID31, LBUS3, XSBEX3, BV\$RDT31 USE MACRO DRP31,XSDEX3 LEAVE TID31 · ··· TERMINATE * STORE INTO D32 SSS32 ASSIGN 11,0 SEND MACRO TIR3,TID32, LBUS3, X\$BEX3, BYSRDT32 OSE MACRO DRP32,X\$DEX3 LEAVE TID32 TERMINATE . OVERPLOW HANDLING OVH3 TRANSPER .XSPCV3, NOVL3, OVL3 TEST E OVL3 BVSE KO3, 1 OCK3 SEIZE LBUS3 ADVANCE X\$BEXM 4+,XSBEXM ASSIGN RELEASE LBUS 3 OOK3,OIK4,GBUS, XSEEXM, BYSKKO 34 SEND MACRO USE MACRO KRP4, XSKEX

PILE: GPSS54 VS1JOB D22

SEND MACRO

BACRO

LEAVE

RRP4,XSREX OIR4

OIK4,OIR4, LBUS4, X\$BEXH, BY \$KRO4

NOVES TERMINATE

COMMON CODE FOR STORE-BEHIND

COME ASSIGN 11,0

USE MACRO KRP1,XSKEX

FILE: GPSS54 VS 1JOB D23

SEND MACRO SOK1, SIK2, GBUS, X\$BEX1, BY\$KKS 12

USE MACRO KRP2, XSKEX

SIK2, SIR2, LBUS2, X\$BEX 1, BV\$KRS2

USE MACRO RRP2, XSREX

TRANSFER .5, SWS21, SWS22

SB WRITE INTO D21

SWS21 ASSIGN 11,0

SEND MACRO SIR2, SID21, LBUS2, X\$BEX1, BV\$RDS21

USE MACRO DRP21, X\$DEX2

SEND MACRO SID21, SOK2, LBUS2, X\$BEX2, BV \$D KS2

SPLIT 1, STD23 ENTER AOK2 TRANSFER ,ACK21

. SB WRITE INTO D22

SWS22 ASSIGN 11,0

SEND MACRO SIR2, SID22, LBUS2, X\$BEX1, BVSR DS22

USE MACRO DRP22, XSDEX2

SEND MACRO SID22, SOK 2, LBUS 2, X 5 BEX 2, B V 5 D K S 2

SPLIT 1,STB23

ENTER AOK2
TEANSFER ACK21

FILE: GPSS54 VS1JOB D24

* STORE-BEHIND TO L(3)

STB23 ASSIGN 11,0

USE MACRO KRP2, XSKEX

SEND MACRO SOK2, SIK3, GBUS, X\$BEX2, BY \$KKS23

USZ MACRO KRP3, X\$KEX

SEND MACRO SIK3, SIR3, LBUS3, X\$BEX2, BV\$KRS3

USE MACRO RRP3, X SKEX

TRANSFER .5,SWS31,SWS32

SB WRITE INTO D31

SWS31 ASSIGN 11,0

SEND MACRO SIR3, SID3 1, LBUS3, X\$BEX2, BVSRDS31

USE MACRO DRP31, X\$BEX3

SEND MACRO SID31, SOK3, LBUS3, XSBEX3, BYSDKS3

SPLIT 1,STB34 ENTER AOK3 TRANSPER ,ACK32

SB WRITZ INTO D32

SWS32 ASSIGN 11,0

SEND MACRO SIR3, SID32, LBUS3, X\$BEX2, BYSRDS32

USE MACRO DRP32, XSDEX3

SEND BACRO SID32, SOK3, LBUS 3, X\$BEX 3, BV\$DKS3

FILE: GPSS54 VS1JOB D25

SPLIT 1, STB34 ENTER AOK3 TRANSPER , ACK32

* STORE-BEHIND TO L (4)

STB34 ASSIGN 11,0

USE MACRO KRP3, XSKEX

SEND MACRO SOK3, SIK4, GBUS, X\$BEX3, BY\$KKS34

USE MACRO KRP4, X\$KEX

SEND MACRO SIK4, SIR4, LBUS4, X\$BEX3, BV \$KRS4

USE MACEO REP4, X SREX

TRANSPER .5, SWS41, SWS42

SB WRITE INTO D41

SWS41 ASSIGN 11,0

SEND MACRO SIR4, SID41, LBUS4, X\$BEX3, BV\$RDS41

USE MACRO DRP41, XSDEX4

SEND MACRO SID41, AOK4, LBUS4, X\$BEXM, BV\$DKA4

TRANSFER , ACK43

SB WRITE INTO D42

SWS42 ASSIGN 11,0

SEND MACRO SIR4, SID42, LBUS4, X\$BEX 3, BV\$RDS42

USE MACRO DEP42, XSDEX4

SEND MACRO SID42, AOK4, LBUS4, XSBEXM, BVSDKA4

TEAMSPER ,ACK43 .

ACK PROM L(4) TO L(3) ACR43 ASSIGN 11,0 USE MACRO KRP4,X\$KEX SEND MACRO AOK4, AIK3, GBUS, XSBEXM, BV SKKA43 USE MACRO KRP3, X SKEX SEND MACRO AIK3, AIR3, LBUS3, X \$BEXM, BV\$KRA3 USE MACRO RRP3,X\$REX * PORWARD THE ACK UP . SEND MACRO AIR3, AOK3, LBUS3, X\$BEXM, BY\$RKA3 KRP3,X\$KEX USB MACRO AOK3, AIK2, GBUS, X \$DEXH, BV\$KKA 32 SEND MACRO USE MACRO KRP2,X3KEX SEND MACRO AIK2, AIR2, LBUS2, X \$BEXM, BV \$KR A2 USE MACRO ERP2, XSREX LEAVE AIR2 TERMINATE * ACK PROM L(3) TO L(2) ACK32 ASSIGN 11,0 USE MACRO KRP3, X3KEX

PILE: GPSS54 VS1JOB D26

SEND BACRO AOK3, AIK2, GBUS, X\$BEX8, BY\$KKA32

SEND MACRO AIK2, AIR2, LBUS2, XSBEXM, DVSKRA2

KRP2, YSKEX

USE MACRO

USE MACHO REP2,X\$REX

FILZ: GPSS54 VS1JOB D27

SEND MACRO AIR2, AOK2, LBUS2, XSBEXM, BYSRKA2

TRANSPER ,ACK21

ACK PROM L(2) TO L(1)

ACK21 ASSIGN 11,0

USE MACRO KRP2, X SKEX

SEND MACRO AOK2, AIK1, GBUS, X\$BEXM, BYSKKA21

USE MACRO KRP1,XSKEX

SPLIT 1, PNSWICHA, 1 TERMINATE

ACK HANDLED BY D11

AAA11 ASSIGN 11,0

SEND MACRO AIK1, AID11, LBUS1, X\$BEXM, BV\$KDA11

USE MACRO DEP11, X SREX

LEAVE AID11 TERMINATE

ACK HANDLED BY D12

AAA12 ASSIGN 11,0

SEND MACRO AIK1, AID12, LBUS 1, X\$BEXM, BV\$KDA12

USE MACRO DRP12, XSREX

LEAVE AID12 TERMINATE

•••••

PILE: GPSSS4 VS1JOB D28 CONVERSATIONAL MONITOR SYSTEM * ACK HANDLED BY D13 AAA13 ASSIGN 11,0 SEND HACRO AIK1, AID13, LBUS1, X\$BEXM, BV\$KDA13 USE MACRO DRP13, XSREX LEAVE AID13 TERMINATE * ACK HANDLED BY D14 AAA14 ASSIGN 11,0 SEND MACRO AIK1, AID14, LBUS1, X\$BEXM, BV\$KDA14 USE MACRO DEP14, XSREX LEAVE AID14 TERMINATE * ACK HANDLED BY D15 AAA15 ASSIGN 11.0 SEND MACRO AIK1, AID15, LBUS 1, XS SEXM, BVSKDA15 USE MACRO DRP15, XSREX LEAVE AID15 TERMINATE SIMULATION CONTROL GENERATE XSTIMER TERMINATE 1 START ZND

- 128-

- ---

1